.settings · 8aa8c82f2ce32108545f65684057d87afdaeef48 · Elphel / x393

Andrey Filippov authored Aug 19, 2015

Finished simulation/testing of a single-channel acquisition/processing/compression, fixed problems with Xilinx tools to pass sythesis/implementation

a500d197

Name	Last commit	Last update
..
com.elphel.vdt.FPGA_project.prefs		Loading commit data...
com.elphel.vdt.ISExst.prefs		Loading commit data...
com.elphel.vdt.VivadoBitstream.prefs		Loading commit data...
com.elphel.vdt.VivadoPlace.prefs		Loading commit data...
com.elphel.vdt.VivadoSynthesis.prefs		Loading commit data...
com.elphel.vdt.VivadoTimimgSummaryReportSynthesis.prefs		Loading commit data...
com.elphel.vdt.VivadoTimingReportImplemented.prefs		Loading commit data...
com.elphel.vdt.VivadoTimingReportSynthesis.prefs		Loading commit data...
com.elphel.vdt.iverilog.prefs		Loading commit data...
com.elphel.vdt.prefs		Loading commit data...