Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
X
x393
Project
Project
Details
Activity
Releases
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
Elphel
x393
Repository
35cce7c8a7f7b3311a9ce1042a60bbed455b7095
Switch branch/tag
x393
py393
History
Find file
Select Archive Format
Source code
Download zip
Download tar.gz
Download tar.bz2
Download tar
Added interrupts to membridge module
· 35cce7c8
Andrey Filippov
authored
8 years ago
35cce7c8
Name
Last commit
Last update
..
.settings
project settings for Eclipse Mars
9 years ago
.project
creating Python program to pass Verilog parameters to Python FPGA tests
9 years ago
.pydevproject
updated python paths
8 years ago
args
added save/load state with pickle
9 years ago
cargs
Added interrupts to membridge module
8 years ago
cocoargs
renamed current simulation parameters file
8 years ago
cocotb
fixed symlink
8 years ago
generate_c.sh
Regenerate C files - comment
8 years ago
get_test_dq_dqs_data.py
Cleaning up the code, adding provisions for multiple solutions for the same phase - this will be the case at higher clock frequencies
9 years ago
hargs
1.install imgsrv to /www/pages 2.default bitstream path=/tmp/
8 years ago
hargs-auto
testing/updating DDR3 training algorithms
8 years ago
imgsrv.py
from /tmp back to / - because overlayfs
8 years ago
import_verilog_parameters.py
testing and simulating, improving timing
9 years ago
includes
Add startup files
8 years ago
init_jtag.sh
working on i2c driver
8 years ago
startup14
1.install imgsrv to /www/pages 2.default bitstream path=/tmp/
8 years ago
startup5
1.install imgsrv to /www/pages 2.default bitstream path=/tmp/
8 years ago
test_mcntrl.py
testing cocotb simulation, converting more simulation features
8 years ago
verilog_utils.py
Implemented measurement/processing of address/bank lines output delays
9 years ago
vrlg.py
Added interrupts to membridge module
8 years ago
x393_axi_control_status.py
testing cocotb simulation, converting more simulation features
8 years ago
x393_camsync.py
hardware debugging/testing
9 years ago
x393_cmprs.py
working with cocotb simulation
8 years ago
x393_cmprs_afi.py
working with cocotb simulation
8 years ago
x393_export_c.py
Added interrupts to membridge module
8 years ago
x393_frame_sequencer.py
Loading commit data...
x393_gpio.py
Loading commit data...
x393_jpeg.py
Loading commit data...
x393_lma.py
Loading commit data...
x393_mcntrl.py
Loading commit data...
x393_mcntrl_adjust.py
Loading commit data...
x393_mcntrl_buffers.py
Loading commit data...
x393_mcntrl_eyepatterns.py
Loading commit data...
x393_mcntrl_membridge.py
Loading commit data...
x393_mcntrl_tests.py
Loading commit data...
x393_mcntrl_timing.py
Loading commit data...
x393_mem.py
Loading commit data...
x393_pio_sequences.py
Loading commit data...
x393_rtc.py
Loading commit data...
x393_sens_cmprs.py
Loading commit data...
x393_sensor.py
Loading commit data...
x393_utils.py
Loading commit data...