Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
X
x393
Project
Project
Details
Activity
Releases
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
Elphel
x393
Commits
6e111056
Commit
6e111056
authored
Jan 21, 2021
by
Andrey Filippov
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
adding boson
parent
c4b3e834
Changes
3
Hide whitespace changes
Inline
Side-by-side
Showing
3 changed files
with
20 additions
and
0 deletions
+20
-0
Makefile
Makefile
+2
-0
hargs-boson
py393/hargs-boson
+10
-0
hargs-post-boson
py393/hargs-post-boson
+8
-0
No files found.
Makefile
View file @
6e111056
...
@@ -26,6 +26,8 @@ COMMAND_FILES = py393/hargs \
...
@@ -26,6 +26,8 @@ COMMAND_FILES = py393/hargs \
py393/hargs-hispi
\
py393/hargs-hispi
\
py393/hargs-vospi
\
py393/hargs-vospi
\
py393/hargs-post-vospi
\
py393/hargs-post-vospi
\
py393/hargs-boson
\
py393/hargs-post-boson
\
py393/hargs-post-par12
\
py393/hargs-post-par12
\
py393/hargs-power_par12
\
py393/hargs-power_par12
\
py393/hargs-power-eyesis
\
py393/hargs-power-eyesis
\
...
...
py393/hargs-boson
0 → 100644
View file @
6e111056
-d TARGET_MODE=1
-f /usr/local/verilog/system_defines.vh
-f /usr/local/verilog/x393_parameters.vh /usr/local/verilog/x393_cur_params_target.vh /usr/local/verilog/x393_localparams.vh
-l /usr/local/verilog/x393_cur_params_target.vh
-p PICKLE="/usr/local/verilog/x393_mcntrl.pickle
-c bitstream_set_path /usr/local/verilog/x393_vospi.bit
-c setupSensorsPower "BOSON" all 0 0.1
-c measure_all "*DI"
-c setSensorClock 24.0 "2V5_LVDS"
-c set_rtc
py393/hargs-post-boson
0 → 100644
View file @
6e111056
-d TARGET_MODE=1
-f /usr/local/verilog/system_defines.vh
-f /usr/local/verilog/x393_parameters.vh /usr/local/verilog/x393_cur_params_target.vh /usr/local/verilog/x393_localparams.vh
-l /usr/local/verilog/x393_cur_params_target.vh
-p PICKLE="/usr/local/verilog/x393_mcntrl.pickle
-c bitstream_set_path /usr/local/verilog/x393_boson.bit
-c specify_phys_memory
-i
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment