Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
E
eddr3
Project
Project
Details
Activity
Releases
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Wiki
Wiki
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Elphel
eddr3
Repository
master
Switch branch/tag
eddr3
.settings
History
Find file
Select Archive Format
Source code
Download zip
Download tar.gz
Download tar.bz2
Download tar
Artifacts
Download 'compile_test'
troubleshooting lack of DONE during loading of the bitfile
· cd3ccb58
Andrey Filippov
authored
Jun 07, 2014
cd3ccb58
Name
Last commit
Last update
..
com.elphel.vdt.FPGA_project.prefs
Loading commit data...
com.elphel.vdt.ISExst.prefs
Loading commit data...
com.elphel.vdt.VivadoBitstream.prefs
Loading commit data...
com.elphel.vdt.VivadoPlace.prefs
Loading commit data...
com.elphel.vdt.VivadoSynthesis.prefs
Loading commit data...
com.elphel.vdt.VivadoTimimgSummaryReportSynthesis.prefs
Loading commit data...
com.elphel.vdt.VivadoTimingReportSynthesis.prefs
Loading commit data...
com.elphel.vdt.iverilog.prefs
Loading commit data...
com.elphel.vdt.prefs
Loading commit data...
Andrey Filippov authoredcd3ccb58