Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
X
x393
Project
Project
Details
Activity
Releases
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
Elphel
x393
Repository
edcdce9550c20726618210149bc1cb4549fd00be
Switch branch/tag
x393
simulation_modules
History
Find file
Select Archive Format
Source code
Download zip
Download tar.gz
Download tar.bz2
Download tar
fixed axi simulation modules, added IRQ support
· 500cf616
Andrey Filippov
authored
8 years ago
500cf616
Name
Last commit
Last update
..
par12_hispi_psp4l.v
Typo in file headers
9 years ago
sim_clk_div.v
Typo in file headers
9 years ago
sim_frac_clk_delay.v
Typo in file headers
9 years ago
simul_axi_fifo_out.v
Changed 'author' to full name
9 years ago
simul_axi_hp_rd.v
fixed axi simulation modules, added IRQ support
8 years ago
simul_axi_hp_wr.v
fixed axi simulation modules, added IRQ support
8 years ago
simul_axi_master_rdaddr.v
updates awsize/arsize after Xilinx fixed corresponding ports width in PS7.v
8 years ago
simul_axi_master_wdata.v
Typo in file headers
9 years ago
simul_axi_master_wraddr.v
updates awsize/arsize after Xilinx fixed corresponding ports width in PS7.v
8 years ago
simul_axi_read.v
Typo in file headers
9 years ago
simul_axi_slow_ready.v
Typo in file headers
9 years ago
simul_clk.v
Typo in file headers
9 years ago
simul_clk_div_mult.v
Typo in file headers
9 years ago
simul_clk_mult.v
Typo in file headers
9 years ago
simul_clk_mult_div.v
Typo in file headers
9 years ago
simul_fifo.v
Typo in file headers
9 years ago
simul_saxi_gp_wr.v
fixed axi simulation modules, added IRQ support
8 years ago
simul_sensor12bits.v
Typo in file headers
9 years ago