Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
X
x393
Project
Project
Details
Activity
Releases
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
Elphel
x393
Repository
49883757c5c656ddad0a7b7764c22092fc3d84a6
Switch branch/tag
x393
util_modules
History
Find file
Select Archive Format
Source code
Download zip
Download tar.gz
Download tar.bz2
Download tar
disabling SoF for disabled channels
· cf5bee66
Andrey Filippov
authored
8 years ago
cf5bee66
Name
Last commit
Last update
..
axi_hp_clk.v
Modified headers to work with doxverilog2.5/doxygen1.7.0
8 years ago
clk_to_clk2x.v
Modified headers to work with doxverilog2.5/doxygen1.7.0
8 years ago
clocks393.v
Modified headers to work with doxverilog2.5/doxygen1.7.0
8 years ago
clocks393m.v
Modified headers to work with doxverilog2.5/doxygen1.7.0
8 years ago
cmd_deser.v
Modified headers to work with doxverilog2.5/doxygen1.7.0
8 years ago
cmd_frame_sequencer.v
Fixed frame sequencers command output (ignored busy before)
8 years ago
cmd_mux.v
moved modules from the top directory to util_modules
8 years ago
cmd_readback.v
moved modules from the top directory to util_modules
8 years ago
cmd_seq_mux.v
Correcting command sequencer
8 years ago
debug_master.v
Modified headers to work with doxverilog2.5/doxygen1.7.0
8 years ago
debug_slave.v
Modified headers to work with doxverilog2.5/doxygen1.7.0
8 years ago
dly01_16.v
Modified headers to work with doxverilog2.5/doxygen1.7.0
8 years ago
dly01_var.v
added variable-length shift register for longer than 16 cysles delay
8 years ago
dly_16.v
Modified headers to work with doxverilog2.5/doxygen1.7.0
8 years ago
dly_var.v
added variable-length shift register for longer than 16 cysles delay
8 years ago
dual_clock_source.v
Modified headers to work with doxverilog2.5/doxygen1.7.0
8 years ago
elastic_cross_clock.v
Modified headers to work with doxverilog2.5/doxygen1.7.0
8 years ago
fifo_1cycle.v
Modified headers to work with doxverilog2.5/doxygen1.7.0
8 years ago
fifo_2regs.v
Modified headers to work with doxverilog2.5/doxygen1.7.0
8 years ago
fifo_cross_clocks.v
Modified headers to work with doxverilog2.5/doxygen1.7.0
8 years ago
fifo_same_clock.v
Modified headers to work with doxverilog2.5/doxygen1.7.0
8 years ago
fifo_same_clock_fill.v
Modified headers to work with doxverilog2.5/doxygen1.7.0
8 years ago
fifo_sameclock_control.v
Modified headers to work with doxverilog2.5/doxygen1.7.0
8 years ago
frame_num_sync.v
Modified headers to work with doxverilog2.5/doxygen1.7.0
8 years ago
gpio393.v
Modified headers to work with doxverilog2.5/doxygen1.7.0
8 years ago
index_max_16.v
Loading commit data...
level_cross_clocks.v
Loading commit data...
masked_max_reg.v
Loading commit data...
mcont_common_chnbuf_reg.v
Loading commit data...
mcont_from_chnbuf_reg.v
Loading commit data...
mcont_to_chnbuf_reg.v
Loading commit data...
multipulse_cross_clock.v
Loading commit data...
pri1hot16.v
Loading commit data...
pulse_cross_clock.v
Loading commit data...
pulse_cross_clock_orst.v
Loading commit data...
resync_data.v
Loading commit data...
round_robin.v
Loading commit data...
status_generate.v
Loading commit data...
status_read.v
Loading commit data...
status_router16.v
Loading commit data...
status_router2.v
Loading commit data...
status_router4.v
Loading commit data...
status_router8.v
Loading commit data...
sync_resets.v
Loading commit data...
table_ad_receive.v
Loading commit data...
table_ad_transmit.v
Loading commit data...