Programming languages used in this repository
-
Verilog
56.25 %
-
Python
29.11 %
-
HCL
7.27 %
-
SystemVerilog
6.82 %
-
Tcl
0.3 %
Commit statistics for 7a0b9347ebe85eba48e76421255943ee5a8e77d9 Apr 26 - Mar 18
- Total: 132 commits
- Average per day: 0.4 commits
- Authors: 1
Commits per day of month
Commits per weekday
Commits per day hour (UTC)