Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
X
x393
Project
Project
Details
Activity
Releases
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
Elphel
x393
Commits
b5b8661b
Commit
b5b8661b
authored
Aug 25, 2016
by
Andrey Filippov
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
moved declarations up to make simulator happy
parent
c19eb0c6
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
2 additions
and
2 deletions
+2
-2
membridge.v
axi/membridge.v
+2
-2
No files found.
axi/membridge.v
View file @
b5b8661b
...
@@ -315,6 +315,8 @@ module membridge#(
...
@@ -315,6 +315,8 @@ module membridge#(
reg
[
4
:
0
]
wr_id
;
reg
[
4
:
0
]
wr_id
;
reg
read_no_more
;
// after frame_done - no more requests for new pages to read
reg
read_no_more
;
// after frame_done - no more requests for new pages to read
reg
done
;
reg
pre_done
;
assign
afi_arid
={
1'b1
,
rd_id
};
assign
afi_arid
={
1'b1
,
rd_id
};
assign
afi_awid
={
1'b1
,
wr_id
};
assign
afi_awid
={
1'b1
,
wr_id
};
...
@@ -436,8 +438,6 @@ module membridge#(
...
@@ -436,8 +438,6 @@ module membridge#(
reg
write_busy
;
reg
write_busy
;
wire
rw_in_progress
;
wire
rw_in_progress
;
reg
busy
;
reg
busy
;
reg
done
;
reg
pre_done
;
assign
rw_in_progress
=
read_started
||
write_busy
;
assign
rw_in_progress
=
read_started
||
write_busy
;
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment