Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
X
x393
Project
Project
Details
Activity
Releases
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
Elphel
x393
Commits
8af3d0c0
Commit
8af3d0c0
authored
Nov 08, 2015
by
Andrey Filippov
Browse files
Options
Browse Files
Download
Plain Diff
Merge branch 'serial-sensors': tested to work with parallel sensors
parents
fc61d8e5
9d943d8e
Changes
231
Expand all
Hide whitespace changes
Inline
Side-by-side
Showing
231 changed files
with
4441 additions
and
602 deletions
+4441
-602
.project
.project
+9
-9
com.elphel.vdt.FPGA_project.prefs
.settings/com.elphel.vdt.FPGA_project.prefs
+2
-2
com.elphel.vdt.VivadoSynthesis.prefs
.settings/com.elphel.vdt.VivadoSynthesis.prefs
+1
-1
axibram_read.v
axi/axibram_read.v
+13
-0
axibram_write.v
axi/axibram_write.v
+13
-0
cmprs_afi_mux.v
axi/cmprs_afi_mux.v
+13
-0
cmprs_afi_mux_ptr.v
axi/cmprs_afi_mux_ptr.v
+13
-0
cmprs_afi_mux_ptr_wresp.v
axi/cmprs_afi_mux_ptr_wresp.v
+13
-0
cmprs_afi_mux_status.v
axi/cmprs_afi_mux_status.v
+13
-0
histogram_saxi.v
axi/histogram_saxi.v
+13
-0
membridge.v
axi/membridge.v
+13
-0
mul_saxi_wr_chn.v
axi/mul_saxi_wr_chn.v
+13
-0
mult_saxi_wr.v
axi/mult_saxi_wr.v
+13
-0
mult_saxi_wr_inbuf.v
axi/mult_saxi_wr_inbuf.v
+13
-0
mult_saxi_wr_pointers.v
axi/mult_saxi_wr_pointers.v
+13
-0
cmd_mux.v
cmd_mux.v
+13
-0
cmd_readback.v
cmd_readback.v
+13
-0
bit_stuffer_27_32.v
compressor_jp/bit_stuffer_27_32.v
+13
-0
bit_stuffer_escape.v
compressor_jp/bit_stuffer_escape.v
+13
-0
bit_stuffer_metadata.v
compressor_jp/bit_stuffer_metadata.v
+13
-0
cmprs_buf_average.v
compressor_jp/cmprs_buf_average.v
+13
-0
cmprs_cmd_decode.v
compressor_jp/cmprs_cmd_decode.v
+13
-0
cmprs_frame_sync.v
compressor_jp/cmprs_frame_sync.v
+13
-0
cmprs_macroblock_buf_iface.v
compressor_jp/cmprs_macroblock_buf_iface.v
+13
-0
cmprs_out_fifo.v
compressor_jp/cmprs_out_fifo.v
+13
-0
cmprs_out_fifo32.v
compressor_jp/cmprs_out_fifo32.v
+13
-0
cmprs_pixel_buf_iface.v
compressor_jp/cmprs_pixel_buf_iface.v
+13
-0
cmprs_status.v
compressor_jp/cmprs_status.v
+13
-0
cmprs_tile_mode2_decode.v
compressor_jp/cmprs_tile_mode2_decode.v
+13
-0
cmprs_tile_mode_decode.v
compressor_jp/cmprs_tile_mode_decode.v
+13
-0
compressor393.v
compressor_jp/compressor393.v
+13
-0
csconvert.v
compressor_jp/csconvert.v
+13
-0
csconvert_jp4.v
compressor_jp/csconvert_jp4.v
+13
-0
csconvert_jp4diff.v
compressor_jp/csconvert_jp4diff.v
+13
-0
csconvert_mono.v
compressor_jp/csconvert_mono.v
+13
-0
dcc_sync393.v
compressor_jp/dcc_sync393.v
+13
-0
huffman_merge_code_literal.v
compressor_jp/huffman_merge_code_literal.v
+13
-0
huffman_stuffer_meta.v
compressor_jp/huffman_stuffer_meta.v
+13
-0
jp_channel.v
compressor_jp/jp_channel.v
+13
-0
ddrc_test01.xcf
ddrc_test01.xcf
+13
-0
ddrc_test01.xdc
ddrc_test01.xdc
+13
-4
ddrc_test01_timing.xdc
ddrc_test01_timing.xdc
+13
-0
fpga_version.vh
fpga_version.vh
+49
-13
tasks_tests_memory.vh
includes/tasks_tests_memory.vh
+32
-6
x393_cur_params_target.vh
includes/x393_cur_params_target.vh
+13
-0
x393_localparams.vh
includes/x393_localparams.vh
+13
-0
x393_mcontr_encode_cmd.vh
includes/x393_mcontr_encode_cmd.vh
+13
-0
x393_parameters.vh
includes/x393_parameters.vh
+98
-46
x393_simulation_parameters.vh
includes/x393_simulation_parameters.vh
+21
-2
x393_tasks01.vh
includes/x393_tasks01.vh
+13
-0
x393_tasks_afi.vh
includes/x393_tasks_afi.vh
+13
-0
x393_tasks_mcntrl_buffers.vh
includes/x393_tasks_mcntrl_buffers.vh
+13
-0
x393_tasks_mcntrl_en_dis_priority.vh
includes/x393_tasks_mcntrl_en_dis_priority.vh
+13
-0
x393_tasks_mcntrl_timing.vh
includes/x393_tasks_mcntrl_timing.vh
+13
-0
x393_tasks_pio_sequences.vh
includes/x393_tasks_pio_sequences.vh
+13
-0
x393_tasks_ps_pio.vh
includes/x393_tasks_ps_pio.vh
+13
-0
x393_tasks_status.vh
includes/x393_tasks_status.vh
+13
-0
buf_xclk_mclk16_393.v
logger/buf_xclk_mclk16_393.v
+13
-0
event_logger.v
logger/event_logger.v
+13
-0
imu_exttime393.v
logger/imu_exttime393.v
+13
-0
imu_message393.v
logger/imu_message393.v
+13
-0
imu_spi393.v
logger/imu_spi393.v
+13
-0
imu_timestamps393.v
logger/imu_timestamps393.v
+13
-0
logger_arbiter393.v
logger/logger_arbiter393.v
+13
-0
nmea_decoder393.v
logger/nmea_decoder393.v
+13
-0
rs232_rcv393.v
logger/rs232_rcv393.v
+13
-0
cmd_encod_4mux.v
memctrl/cmd_encod_4mux.v
+13
-0
cmd_encod_linear_mux.v
memctrl/cmd_encod_linear_mux.v
+13
-0
cmd_encod_linear_rd.v
memctrl/cmd_encod_linear_rd.v
+13
-0
cmd_encod_linear_rw.v
memctrl/cmd_encod_linear_rw.v
+13
-0
cmd_encod_linear_wr.v
memctrl/cmd_encod_linear_wr.v
+13
-0
cmd_encod_tiled_32_rd.v
memctrl/cmd_encod_tiled_32_rd.v
+13
-0
cmd_encod_tiled_32_rw.v
memctrl/cmd_encod_tiled_32_rw.v
+13
-0
cmd_encod_tiled_32_wr.v
memctrl/cmd_encod_tiled_32_wr.v
+13
-0
cmd_encod_tiled_mux.v
memctrl/cmd_encod_tiled_mux.v
+13
-0
cmd_encod_tiled_rd.v
memctrl/cmd_encod_tiled_rd.v
+13
-0
cmd_encod_tiled_rw.v
memctrl/cmd_encod_tiled_rw.v
+13
-0
cmd_encod_tiled_wr.v
memctrl/cmd_encod_tiled_wr.v
+13
-0
ddr_refresh.v
memctrl/ddr_refresh.v
+13
-0
mcntrl393.v
memctrl/mcntrl393.v
+15
-11
mcntrl393_test01.v
memctrl/mcntrl393_test01.v
+13
-0
mcntrl_1kx32r.v
memctrl/mcntrl_1kx32r.v
+13
-0
mcntrl_1kx32w.v
memctrl/mcntrl_1kx32w.v
+13
-0
mcntrl_buf_rd.v
memctrl/mcntrl_buf_rd.v
+13
-0
mcntrl_buf_wr.v
memctrl/mcntrl_buf_wr.v
+13
-0
mcntrl_linear_rw.v
memctrl/mcntrl_linear_rw.v
+13
-0
mcntrl_ps_pio.v
memctrl/mcntrl_ps_pio.v
+13
-0
mcntrl_tiled_rw.v
memctrl/mcntrl_tiled_rw.v
+13
-0
memctrl16.v
memctrl/memctrl16.v
+15
-10
byte_lane.v
memctrl/phy/byte_lane.v
+13
-0
cmd_addr.v
memctrl/phy/cmd_addr.v
+13
-0
cmda_single.v
memctrl/phy/cmda_single.v
+13
-0
dm_single.v
memctrl/phy/dm_single.v
+13
-0
dq_single.v
memctrl/phy/dq_single.v
+13
-0
dqs_single.v
memctrl/phy/dqs_single.v
+13
-0
dqs_single_nofine.v
memctrl/phy/dqs_single_nofine.v
+13
-0
mcontr_sequencer.v
memctrl/phy/mcontr_sequencer.v
+15
-6
phy_cmd.v
memctrl/phy/phy_cmd.v
+15
-6
phy_top.v
memctrl/phy/phy_top.v
+18
-51
scheduler16.v
memctrl/scheduler16.v
+13
-0
x393_jpeg.py
py393/x393_jpeg.py
+2
-1
lens_flat393.v
sensor/lens_flat393.v
+13
-0
pxd_clock.v
sensor/pxd_clock.v
+13
-0
pxd_single.v
sensor/pxd_single.v
+13
-0
sens_10398.v
sensor/sens_10398.v
+49
-4
sens_gamma.v
sensor/sens_gamma.v
+13
-0
sens_hispi12l4.v
sensor/sens_hispi12l4.v
+25
-1
sens_hispi_clock.v
sensor/sens_hispi_clock.v
+145
-61
sens_hispi_din.v
sensor/sens_hispi_din.v
+14
-1
sens_hispi_fifo.v
sensor/sens_hispi_fifo.v
+13
-0
sens_hispi_lane.v
sensor/sens_hispi_lane.v
+13
-0
sens_histogram.v
sensor/sens_histogram.v
+13
-0
sens_histogram_mux.v
sensor/sens_histogram_mux.v
+13
-0
sens_histogram_snglclk.v
sensor/sens_histogram_snglclk.v
+13
-0
sens_parallel12.v
sensor/sens_parallel12.v
+13
-0
sens_sync.v
sensor/sens_sync.v
+13
-0
sensor_channel.v
sensor/sensor_channel.v
+37
-14
sensor_fifo.v
sensor/sensor_fifo.v
+13
-0
sensor_i2c.v
sensor/sensor_i2c.v
+13
-0
sensor_i2c_io.v
sensor/sensor_i2c_io.v
+18
-1
sensor_i2c_prot.v
sensor/sensor_i2c_prot.v
+13
-0
sensor_i2c_scl_sda.v
sensor/sensor_i2c_scl_sda.v
+13
-0
sensor_membuf.v
sensor/sensor_membuf.v
+13
-0
sensors393.v
sensor/sensors393.v
+47
-8
par12_hispi_psp4l.v
simulation_modules/par12_hispi_psp4l.v
+13
-0
sim_clk_div.v
simulation_modules/sim_clk_div.v
+13
-0
sim_frac_clk_delay.v
simulation_modules/sim_frac_clk_delay.v
+13
-0
simul_axi_hp_rd.v
simulation_modules/simul_axi_hp_rd.v
+13
-0
simul_axi_hp_wr.v
simulation_modules/simul_axi_hp_wr.v
+13
-0
simul_axi_master_rdaddr.v
simulation_modules/simul_axi_master_rdaddr.v
+13
-0
simul_axi_master_wdata.v
simulation_modules/simul_axi_master_wdata.v
+13
-0
simul_axi_master_wraddr.v
simulation_modules/simul_axi_master_wraddr.v
+13
-0
simul_axi_read.v
simulation_modules/simul_axi_read.v
+13
-0
simul_axi_slow_ready.v
simulation_modules/simul_axi_slow_ready.v
+13
-0
simul_clk.v
simulation_modules/simul_clk.v
+13
-0
simul_clk_div_mult.v
simulation_modules/simul_clk_div_mult.v
+13
-0
simul_clk_mult.v
simulation_modules/simul_clk_mult.v
+13
-0
simul_clk_mult_div.v
simulation_modules/simul_clk_mult_div.v
+13
-0
simul_fifo.v
simulation_modules/simul_fifo.v
+13
-0
simul_saxi_gp_wr.v
simulation_modules/simul_saxi_gp_wr.v
+13
-0
simul_sensor12bits.v
simulation_modules/simul_sensor12bits.v
+17
-4
status_read.v
status_read.v
+13
-0
system_defines.vh
system_defines.vh
+34
-1
camsync393.v
timing/camsync393.v
+13
-0
rtc393.v
timing/rtc393.v
+13
-0
timestamp_fifo.v
timing/timestamp_fifo.v
+13
-0
timestamp_snapshot.v
timing/timestamp_snapshot.v
+13
-0
timestamp_to_parallel.v
timing/timestamp_to_parallel.v
+13
-0
timestamp_to_serial.v
timing/timestamp_to_serial.v
+13
-0
timing393.v
timing/timing393.v
+13
-0
IBUFG.v
unisims_extra/IBUFG.v
+56
-0
IBUFGDS.v
unisims_extra/IBUFGDS.v
+65
-0
axi_hp_clk.v
util_modules/axi_hp_clk.v
+13
-0
clk_to_clk2x.v
util_modules/clk_to_clk2x.v
+13
-0
clocks393.v
util_modules/clocks393.v
+13
-16
clocks393m.v
util_modules/clocks393m.v
+330
-0
cmd_deser.v
util_modules/cmd_deser.v
+13
-0
cmd_frame_sequencer.v
util_modules/cmd_frame_sequencer.v
+13
-0
cmd_seq_mux.v
util_modules/cmd_seq_mux.v
+13
-0
debug_master.v
util_modules/debug_master.v
+13
-0
debug_slave.v
util_modules/debug_slave.v
+13
-0
dly01_16.v
util_modules/dly01_16.v
+13
-0
dly_16.v
util_modules/dly_16.v
+13
-0
dual_clock_source.v
util_modules/dual_clock_source.v
+13
-0
elastic_cross_clock.v
util_modules/elastic_cross_clock.v
+13
-0
fifo_1cycle.v
util_modules/fifo_1cycle.v
+13
-0
fifo_2regs.v
util_modules/fifo_2regs.v
+13
-0
fifo_cross_clocks.v
util_modules/fifo_cross_clocks.v
+13
-0
fifo_same_clock.v
util_modules/fifo_same_clock.v
+13
-0
fifo_same_clock_fill.v
util_modules/fifo_same_clock_fill.v
+13
-0
gpio393.v
util_modules/gpio393.v
+13
-0
index_max_16.v
util_modules/index_max_16.v
+13
-0
level_cross_clocks.v
util_modules/level_cross_clocks.v
+13
-0
masked_max_reg.v
util_modules/masked_max_reg.v
+13
-0
mcont_common_chnbuf_reg.v
util_modules/mcont_common_chnbuf_reg.v
+13
-0
mcont_from_chnbuf_reg.v
util_modules/mcont_from_chnbuf_reg.v
+13
-0
mcont_to_chnbuf_reg.v
util_modules/mcont_to_chnbuf_reg.v
+13
-0
multipulse_cross_clock.v
util_modules/multipulse_cross_clock.v
+13
-0
pri1hot16.v
util_modules/pri1hot16.v
+13
-0
pulse_cross_clock.v
util_modules/pulse_cross_clock.v
+13
-0
round_robin.v
util_modules/round_robin.v
+13
-0
status_generate.v
util_modules/status_generate.v
+13
-0
status_router16.v
util_modules/status_router16.v
+13
-0
status_router2.v
util_modules/status_router2.v
+13
-0
status_router4.v
util_modules/status_router4.v
+13
-0
status_router8.v
util_modules/status_router8.v
+13
-0
sync_resets.v
util_modules/sync_resets.v
+13
-0
table_ad_receive.v
util_modules/table_ad_receive.v
+13
-0
table_ad_transmit.v
util_modules/table_ad_transmit.v
+13
-0
dci_reset.v
wrap/dci_reset.v
+13
-0
ddr3_wrap.v
wrap/ddr3_wrap.v
+13
-0
ibuf_ibufg.v
wrap/ibuf_ibufg.v
+19
-0
ibufds_ibufgds.v
wrap/ibufds_ibufgds.v
+17
-0
ibufg.v
wrap/ibufg.v
+67
-0
ibufgds.v
wrap/ibufgds.v
+72
-0
idelay_ctrl.v
wrap/idelay_ctrl.v
+13
-0
idelay_fine_pipe.v
wrap/idelay_fine_pipe.v
+13
-0
idelay_nofine.v
wrap/idelay_nofine.v
+13
-0
iobuf.v
wrap/iobuf.v
+13
-0
iserdes_mem.v
wrap/iserdes_mem.v
+13
-0
latch_g_ce.v
wrap/latch_g_ce.v
+13
-0
mmcm_adv.v
wrap/mmcm_adv.v
+13
-0
mmcm_phase_cntr.v
wrap/mmcm_phase_cntr.v
+13
-0
mpullup.v
wrap/mpullup.v
+13
-0
obuf.v
wrap/obuf.v
+13
-0
obufds.v
wrap/obufds.v
+13
-0
oddr.v
wrap/oddr.v
+13
-0
oddr_ds.v
wrap/oddr_ds.v
+13
-0
oddr_ss.v
wrap/oddr_ss.v
+13
-0
odelay_fine_pipe.v
wrap/odelay_fine_pipe.v
+13
-0
odelay_pipe.v
wrap/odelay_pipe.v
+13
-0
oserdes_mem.v
wrap/oserdes_mem.v
+13
-0
pll_base.v
wrap/pll_base.v
+13
-0
ram18_var_w_var_r.v
wrap/ram18_var_w_var_r.v
+13
-0
ram18t_var_w_var_r.v
wrap/ram18t_var_w_var_r.v
+13
-0
ram18tp_var_w_var_r.v
wrap/ram18tp_var_w_var_r.v
+13
-0
ramt_var_w_var_r.v
wrap/ramt_var_w_var_r.v
+13
-0
ramtp_var_w_var_r.v
wrap/ramtp_var_w_var_r.v
+13
-0
select_clk_buf.v
wrap/select_clk_buf.v
+53
-0
x393.v
x393.v
+112
-44
x393.xcf
x393.xcf
+13
-0
x393.xdc
x393.xdc
+22
-224
x393_hispi.xdc
x393_hispi.xdc
+232
-0
x393_hispi_timing.xdc
x393_hispi_timing.xdc
+104
-0
x393_no_pclk2x_timing.xdc
x393_no_pclk2x_timing.xdc
+13
-0
x393_nox2_timing.xdc
x393_nox2_timing.xdc
+22
-4
x393_testbench01.tf
x393_testbench01.tf
+1
-5
x393_testbench02.tf
x393_testbench02.tf
+10
-9
x393_testbench03.sav
x393_testbench03.sav
+36
-13
x393_testbench03.tf
x393_testbench03.tf
+49
-24
x393_timing.xdc
x393_timing.xdc
+13
-0
No files found.
.project
View file @
8af3d0c0
...
...
@@ -62,47 +62,47 @@
<link>
<name>
vivado_logs/VivadoBitstream.log
</name>
<type>
1
</type>
<location>
/home/andrey/git/x393/vivado_logs/VivadoBitstream-2015110
5184905573
.log
</location>
<location>
/home/andrey/git/x393/vivado_logs/VivadoBitstream-2015110
7204814914
.log
</location>
</link>
<link>
<name>
vivado_logs/VivadoOpt.log
</name>
<type>
1
</type>
<location>
/home/andrey/git/x393/vivado_logs/VivadoOpt-2015110
5184905573
.log
</location>
<location>
/home/andrey/git/x393/vivado_logs/VivadoOpt-2015110
7161051349
.log
</location>
</link>
<link>
<name>
vivado_logs/VivadoOptPhys.log
</name>
<type>
1
</type>
<location>
/home/andrey/git/x393/vivado_logs/VivadoOptPhys-2015110
5184905573
.log
</location>
<location>
/home/andrey/git/x393/vivado_logs/VivadoOptPhys-2015110
7161322372
.log
</location>
</link>
<link>
<name>
vivado_logs/VivadoOptPower.log
</name>
<type>
1
</type>
<location>
/home/andrey/git/x393/vivado_logs/VivadoOptPower-2015110
5184905573
.log
</location>
<location>
/home/andrey/git/x393/vivado_logs/VivadoOptPower-2015110
7161051349
.log
</location>
</link>
<link>
<name>
vivado_logs/VivadoPlace.log
</name>
<type>
1
</type>
<location>
/home/andrey/git/x393/vivado_logs/VivadoPlace-2015110
5184905573
.log
</location>
<location>
/home/andrey/git/x393/vivado_logs/VivadoPlace-2015110
7161322372
.log
</location>
</link>
<link>
<name>
vivado_logs/VivadoRoute.log
</name>
<type>
1
</type>
<location>
/home/andrey/git/x393/vivado_logs/VivadoRoute-2015110
5184905573
.log
</location>
<location>
/home/andrey/git/x393/vivado_logs/VivadoRoute-2015110
7161322372
.log
</location>
</link>
<link>
<name>
vivado_logs/VivadoSynthesis.log
</name>
<type>
1
</type>
<location>
/home/andrey/git/x393/vivado_logs/VivadoSynthesis-2015110
5184905573
.log
</location>
<location>
/home/andrey/git/x393/vivado_logs/VivadoSynthesis-2015110
7160339590
.log
</location>
</link>
<link>
<name>
vivado_logs/VivadoTimimgSummaryReportImplemented.log
</name>
<type>
1
</type>
<location>
/home/andrey/git/x393/vivado_logs/VivadoTimimgSummaryReportImplemented-2015110
5184905573
.log
</location>
<location>
/home/andrey/git/x393/vivado_logs/VivadoTimimgSummaryReportImplemented-2015110
7204814914
.log
</location>
</link>
<link>
<name>
vivado_logs/VivadoTimimgSummaryReportSynthesis.log
</name>
<type>
1
</type>
<location>
/home/andrey/git/x393/vivado_logs/VivadoTimimgSummaryReportSynthesis-2015
0725144907208
.log
</location>
<location>
/home/andrey/git/x393/vivado_logs/VivadoTimimgSummaryReportSynthesis-2015
1105233458943
.log
</location>
</link>
<link>
<name>
vivado_logs/VivadoTimingReportImplemented.log
</name>
...
...
.settings/com.elphel.vdt.FPGA_project.prefs
View file @
8af3d0c0
FPGA_project_0_SimulationTopFile=x393_testbench0
2
.tf
FPGA_project_1_SimulationTopModule=x393_testbench0
2
FPGA_project_0_SimulationTopFile=x393_testbench0
3
.tf
FPGA_project_1_SimulationTopModule=x393_testbench0
3
FPGA_project_2_ImplementationTopFile=x393.v
FPGA_project_4_part=xc7z030fbg484-1
FPGA_project_5_part=xc7z030fbg484-1
...
...
.settings/com.elphel.vdt.VivadoSynthesis.prefs
View file @
8af3d0c0
...
...
@@ -2,7 +2,7 @@ VivadoSynthesis_101_MaxMsg=10000
VivadoSynthesis_102_ConstraintsFiles=x393.xdc<-@\#\#@->x393_timing.xdc<-@\#\#@->
VivadoSynthesis_115_flatten_hierarchy=none
VivadoSynthesis_121_ConstraintsFiles=x393.xdc<-@\#\#@->x393_timing.xdc<-@\#\#@->
VivadoSynthesis_122_ConstraintsFiles=x393
.xdc<-@\#\#@->x393_nox2
_timing.xdc<-@\#\#@->
VivadoSynthesis_122_ConstraintsFiles=x393
_hispi.xdc<-@\#\#@->x393_hispi
_timing.xdc<-@\#\#@->
VivadoSynthesis_122_SkipSnapshotSynth=true
VivadoSynthesis_123_ResetProject=true
VivadoSynthesis_123_SkipSnapshotSynth=true
...
...
axi/axibram_read.v
View file @
8af3d0c0
...
...
@@ -17,6 +17,19 @@
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/> .
*
* Additional permission under GNU GPL version 3 section 7:
* If you modify this Program, or any covered work, by linking or combining it
* with independent modules provided by the FPGA vendor only (this permission
* does not extend to any 3-rd party modules, "soft cores" or macros) under
* different license terms solely for the purpose of generating binary "bitstream"
* files and/or simulating the code, the copyright holders of this Program give
* you the right to distribute the covered work without those independent modules
* as long as the source code for them is available from the FPGA vendor free of
* charge, and there is no dependence on any encrypted modules for simulating of
* the combined code. This permission applies to you if the distributed code
* contains all the components and scripts required to completely simulate it
* with at least one of the Free Software programs.
*******************************************************************************/
// Check that this fix did not break anything:
`include
"system_defines.vh"
...
...
axi/axibram_write.v
View file @
8af3d0c0
...
...
@@ -18,6 +18,19 @@
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/> .
*
* Additional permission under GNU GPL version 3 section 7:
* If you modify this Program, or any covered work, by linking or combining it
* with independent modules provided by the FPGA vendor only (this permission
* does not extend to any 3-rd party modules, "soft cores" or macros) under
* different license terms solely for the purpose of generating binary "bitstream"
* files and/or simulating the code, the copyright holders of this Program give
* you the right to distribute the covered work without those independent modules
* as long as the source code for them is available from the FPGA vendor free of
* charge, and there is no dependence on any encrypted modules for simulating of
* the combined code. This permission applies to you if the distributed code
* contains all the components and scripts required to completely simulate it
* with at least one of the Free Software programs.
*******************************************************************************/
//`define DEBUG_FIFO 1
`include
"system_defines.vh"
...
...
axi/cmprs_afi_mux.v
View file @
8af3d0c0
...
...
@@ -17,6 +17,19 @@
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/> .
*
* Additional permission under GNU GPL version 3 section 7:
* If you modify this Program, or any covered work, by linking or combining it
* with independent modules provided by the FPGA vendor only (this permission
* does not extend to any 3-rd party modules, "soft cores" or macros) under
* different license terms solely for the purpose of generating binary "bitstream"
* files and/or simulating the code, the copyright holders of this Program give
* you the right to distribute the covered work without those independent modules
* as long as the source code for them is available from the FPGA vendor free of
* charge, and there is no dependence on any encrypted modules for simulating of
* the combined code. This permission applies to you if the distributed code
* contains all the components and scripts required to completely simulate it
* with at least one of the Free Software programs.
*******************************************************************************/
`timescale
1
ns
/
1
ps
...
...
axi/cmprs_afi_mux_ptr.v
View file @
8af3d0c0
...
...
@@ -18,6 +18,19 @@
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/> .
*
* Additional permission under GNU GPL version 3 section 7:
* If you modify this Program, or any covered work, by linking or combining it
* with independent modules provided by the FPGA vendor only (this permission
* does not extend to any 3-rd party modules, "soft cores" or macros) under
* different license terms solely for the purpose of generating binary "bitstream"
* files and/or simulating the code, the copyright holders of this Program give
* you the right to distribute the covered work without those independent modules
* as long as the source code for them is available from the FPGA vendor free of
* charge, and there is no dependence on any encrypted modules for simulating of
* the combined code. This permission applies to you if the distributed code
* contains all the components and scripts required to completely simulate it
* with at least one of the Free Software programs.
*******************************************************************************/
`timescale
1
ns
/
1
ps
...
...
axi/cmprs_afi_mux_ptr_wresp.v
View file @
8af3d0c0
...
...
@@ -18,6 +18,19 @@
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/> .
*
* Additional permission under GNU GPL version 3 section 7:
* If you modify this Program, or any covered work, by linking or combining it
* with independent modules provided by the FPGA vendor only (this permission
* does not extend to any 3-rd party modules, "soft cores" or macros) under
* different license terms solely for the purpose of generating binary "bitstream"
* files and/or simulating the code, the copyright holders of this Program give
* you the right to distribute the covered work without those independent modules
* as long as the source code for them is available from the FPGA vendor free of
* charge, and there is no dependence on any encrypted modules for simulating of
* the combined code. This permission applies to you if the distributed code
* contains all the components and scripts required to completely simulate it
* with at least one of the Free Software programs.
*******************************************************************************/
`timescale
1
ns
/
1
ps
...
...
axi/cmprs_afi_mux_status.v
View file @
8af3d0c0
...
...
@@ -21,6 +21,19 @@
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/> .
*
* Additional permission under GNU GPL version 3 section 7:
* If you modify this Program, or any covered work, by linking or combining it
* with independent modules provided by the FPGA vendor only (this permission
* does not extend to any 3-rd party modules, "soft cores" or macros) under
* different license terms solely for the purpose of generating binary "bitstream"
* files and/or simulating the code, the copyright holders of this Program give
* you the right to distribute the covered work without those independent modules
* as long as the source code for them is available from the FPGA vendor free of
* charge, and there is no dependence on any encrypted modules for simulating of
* the combined code. This permission applies to you if the distributed code
* contains all the components and scripts required to completely simulate it
* with at least one of the Free Software programs.
*******************************************************************************/
`timescale
1
ns
/
1
ps
...
...
axi/histogram_saxi.v
View file @
8af3d0c0
...
...
@@ -17,6 +17,19 @@
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/> .
*
* Additional permission under GNU GPL version 3 section 7:
* If you modify this Program, or any covered work, by linking or combining it
* with independent modules provided by the FPGA vendor only (this permission
* does not extend to any 3-rd party modules, "soft cores" or macros) under
* different license terms solely for the purpose of generating binary "bitstream"
* files and/or simulating the code, the copyright holders of this Program give
* you the right to distribute the covered work without those independent modules
* as long as the source code for them is available from the FPGA vendor free of
* charge, and there is no dependence on any encrypted modules for simulating of
* the combined code. This permission applies to you if the distributed code
* contains all the components and scripts required to completely simulate it
* with at least one of the Free Software programs.
*******************************************************************************/
`timescale
1
ns
/
1
ps
// Number of histograms per sensor is now statically defined by NUM_FRAME_BITS
...
...
axi/membridge.v
View file @
8af3d0c0
...
...
@@ -17,6 +17,19 @@
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/> .
*
* Additional permission under GNU GPL version 3 section 7:
* If you modify this Program, or any covered work, by linking or combining it
* with independent modules provided by the FPGA vendor only (this permission
* does not extend to any 3-rd party modules, "soft cores" or macros) under
* different license terms solely for the purpose of generating binary "bitstream"
* files and/or simulating the code, the copyright holders of this Program give
* you the right to distribute the covered work without those independent modules
* as long as the source code for them is available from the FPGA vendor free of
* charge, and there is no dependence on any encrypted modules for simulating of
* the combined code. This permission applies to you if the distributed code
* contains all the components and scripts required to completely simulate it
* with at least one of the Free Software programs.
*******************************************************************************/
`timescale
1
ns
/
1
ps
//`define MEMBRIDGE_DEBUG_READ 1
...
...
axi/mul_saxi_wr_chn.v
View file @
8af3d0c0
...
...
@@ -17,6 +17,19 @@
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/> .
*
* Additional permission under GNU GPL version 3 section 7:
* If you modify this Program, or any covered work, by linking or combining it
* with independent modules provided by the FPGA vendor only (this permission
* does not extend to any 3-rd party modules, "soft cores" or macros) under
* different license terms solely for the purpose of generating binary "bitstream"
* files and/or simulating the code, the copyright holders of this Program give
* you the right to distribute the covered work without those independent modules
* as long as the source code for them is available from the FPGA vendor free of
* charge, and there is no dependence on any encrypted modules for simulating of
* the combined code. This permission applies to you if the distributed code
* contains all the components and scripts required to completely simulate it
* with at least one of the Free Software programs.
*******************************************************************************/
`timescale
1
ns
/
1
ps
...
...
axi/mult_saxi_wr.v
View file @
8af3d0c0
...
...
@@ -20,6 +20,19 @@
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/> .
*
* Additional permission under GNU GPL version 3 section 7:
* If you modify this Program, or any covered work, by linking or combining it
* with independent modules provided by the FPGA vendor only (this permission
* does not extend to any 3-rd party modules, "soft cores" or macros) under
* different license terms solely for the purpose of generating binary "bitstream"
* files and/or simulating the code, the copyright holders of this Program give
* you the right to distribute the covered work without those independent modules
* as long as the source code for them is available from the FPGA vendor free of
* charge, and there is no dependence on any encrypted modules for simulating of
* the combined code. This permission applies to you if the distributed code
* contains all the components and scripts required to completely simulate it
* with at least one of the Free Software programs.
*******************************************************************************/
`timescale
1
ns
/
1
ps
...
...
axi/mult_saxi_wr_inbuf.v
View file @
8af3d0c0
...
...
@@ -17,6 +17,19 @@
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/> .
*
* Additional permission under GNU GPL version 3 section 7:
* If you modify this Program, or any covered work, by linking or combining it
* with independent modules provided by the FPGA vendor only (this permission
* does not extend to any 3-rd party modules, "soft cores" or macros) under
* different license terms solely for the purpose of generating binary "bitstream"
* files and/or simulating the code, the copyright holders of this Program give
* you the right to distribute the covered work without those independent modules
* as long as the source code for them is available from the FPGA vendor free of
* charge, and there is no dependence on any encrypted modules for simulating of
* the combined code. This permission applies to you if the distributed code
* contains all the components and scripts required to completely simulate it
* with at least one of the Free Software programs.
*******************************************************************************/
`timescale
1
ns
/
1
ps
...
...
axi/mult_saxi_wr_pointers.v
View file @
8af3d0c0
...
...
@@ -17,6 +17,19 @@
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/> .
*
* Additional permission under GNU GPL version 3 section 7:
* If you modify this Program, or any covered work, by linking or combining it
* with independent modules provided by the FPGA vendor only (this permission
* does not extend to any 3-rd party modules, "soft cores" or macros) under
* different license terms solely for the purpose of generating binary "bitstream"
* files and/or simulating the code, the copyright holders of this Program give
* you the right to distribute the covered work without those independent modules
* as long as the source code for them is available from the FPGA vendor free of
* charge, and there is no dependence on any encrypted modules for simulating of
* the combined code. This permission applies to you if the distributed code
* contains all the components and scripts required to completely simulate it
* with at least one of the Free Software programs.
*******************************************************************************/
`timescale
1
ns
/
1
ps
...
...
cmd_mux.v
View file @
8af3d0c0
...
...
@@ -17,6 +17,19 @@
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/> .
*
* Additional permission under GNU GPL version 3 section 7:
* If you modify this Program, or any covered work, by linking or combining it
* with independent modules provided by the FPGA vendor only (this permission
* does not extend to any 3-rd party modules, "soft cores" or macros) under
* different license terms solely for the purpose of generating binary "bitstream"
* files and/or simulating the code, the copyright holders of this Program give
* you the right to distribute the covered work without those independent modules
* as long as the source code for them is available from the FPGA vendor free of
* charge, and there is no dependence on any encrypted modules for simulating of
* the combined code. This permission applies to you if the distributed code
* contains all the components and scripts required to completely simulate it
* with at least one of the Free Software programs.
*******************************************************************************/
`timescale
1
ns
/
1
ps
...
...
cmd_readback.v
View file @
8af3d0c0
...
...
@@ -17,6 +17,19 @@
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/> .
*
* Additional permission under GNU GPL version 3 section 7:
* If you modify this Program, or any covered work, by linking or combining it
* with independent modules provided by the FPGA vendor only (this permission
* does not extend to any 3-rd party modules, "soft cores" or macros) under
* different license terms solely for the purpose of generating binary "bitstream"
* files and/or simulating the code, the copyright holders of this Program give
* you the right to distribute the covered work without those independent modules
* as long as the source code for them is available from the FPGA vendor free of
* charge, and there is no dependence on any encrypted modules for simulating of
* the combined code. This permission applies to you if the distributed code
* contains all the components and scripts required to completely simulate it
* with at least one of the Free Software programs.
*******************************************************************************/
`timescale
1
ns
/
1
ps
...
...
compressor_jp/bit_stuffer_27_32.v
View file @
8af3d0c0
...
...
@@ -17,6 +17,19 @@
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/> .
*
* Additional permission under GNU GPL version 3 section 7:
* If you modify this Program, or any covered work, by linking or combining it
* with independent modules provided by the FPGA vendor only (this permission
* does not extend to any 3-rd party modules, "soft cores" or macros) under
* different license terms solely for the purpose of generating binary "bitstream"
* files and/or simulating the code, the copyright holders of this Program give
* you the right to distribute the covered work without those independent modules
* as long as the source code for them is available from the FPGA vendor free of
* charge, and there is no dependence on any encrypted modules for simulating of
* the combined code. This permission applies to you if the distributed code
* contains all the components and scripts required to completely simulate it
* with at least one of the Free Software programs.
*******************************************************************************/
`timescale
1
ns
/
1
ps
...
...
compressor_jp/bit_stuffer_escape.v
View file @
8af3d0c0
...
...
@@ -17,6 +17,19 @@
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/> .
*
* Additional permission under GNU GPL version 3 section 7:
* If you modify this Program, or any covered work, by linking or combining it
* with independent modules provided by the FPGA vendor only (this permission
* does not extend to any 3-rd party modules, "soft cores" or macros) under
* different license terms solely for the purpose of generating binary "bitstream"
* files and/or simulating the code, the copyright holders of this Program give
* you the right to distribute the covered work without those independent modules
* as long as the source code for them is available from the FPGA vendor free of
* charge, and there is no dependence on any encrypted modules for simulating of
* the combined code. This permission applies to you if the distributed code
* contains all the components and scripts required to completely simulate it
* with at least one of the Free Software programs.
*******************************************************************************/
`timescale
1
ns
/
1
ps
...
...
compressor_jp/bit_stuffer_metadata.v
View file @
8af3d0c0
...
...
@@ -17,6 +17,19 @@
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/> .
*
* Additional permission under GNU GPL version 3 section 7:
* If you modify this Program, or any covered work, by linking or combining it
* with independent modules provided by the FPGA vendor only (this permission
* does not extend to any 3-rd party modules, "soft cores" or macros) under
* different license terms solely for the purpose of generating binary "bitstream"
* files and/or simulating the code, the copyright holders of this Program give
* you the right to distribute the covered work without those independent modules
* as long as the source code for them is available from the FPGA vendor free of
* charge, and there is no dependence on any encrypted modules for simulating of
* the combined code. This permission applies to you if the distributed code
* contains all the components and scripts required to completely simulate it
* with at least one of the Free Software programs.
*******************************************************************************/
`timescale
1
ns
/
1
ps
...
...
compressor_jp/cmprs_buf_average.v
View file @
8af3d0c0
...
...
@@ -19,6 +19,19 @@
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/> .
*
* Additional permission under GNU GPL version 3 section 7:
* If you modify this Program, or any covered work, by linking or combining it
* with independent modules provided by the FPGA vendor only (this permission
* does not extend to any 3-rd party modules, "soft cores" or macros) under
* different license terms solely for the purpose of generating binary "bitstream"
* files and/or simulating the code, the copyright holders of this Program give
* you the right to distribute the covered work without those independent modules
* as long as the source code for them is available from the FPGA vendor free of
* charge, and there is no dependence on any encrypted modules for simulating of
* the combined code. This permission applies to you if the distributed code
* contains all the components and scripts required to completely simulate it
* with at least one of the Free Software programs.
*******************************************************************************/
`timescale
1
ns
/
1
ps
// TODO:Clean up even more - remove signals that are not related to calculating/subtracting averages
...
...
compressor_jp/cmprs_cmd_decode.v
View file @
8af3d0c0
...
...
@@ -17,6 +17,19 @@
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/> .
*
* Additional permission under GNU GPL version 3 section 7:
* If you modify this Program, or any covered work, by linking or combining it
* with independent modules provided by the FPGA vendor only (this permission
* does not extend to any 3-rd party modules, "soft cores" or macros) under
* different license terms solely for the purpose of generating binary "bitstream"
* files and/or simulating the code, the copyright holders of this Program give
* you the right to distribute the covered work without those independent modules
* as long as the source code for them is available from the FPGA vendor free of
* charge, and there is no dependence on any encrypted modules for simulating of
* the combined code. This permission applies to you if the distributed code
* contains all the components and scripts required to completely simulate it
* with at least one of the Free Software programs.
*******************************************************************************/
`timescale
1
ns
/
1
ps
//From 353:
...
...
compressor_jp/cmprs_frame_sync.v
View file @
8af3d0c0
...
...
@@ -17,6 +17,19 @@
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/> .
*
* Additional permission under GNU GPL version 3 section 7:
* If you modify this Program, or any covered work, by linking or combining it
* with independent modules provided by the FPGA vendor only (this permission
* does not extend to any 3-rd party modules, "soft cores" or macros) under
* different license terms solely for the purpose of generating binary "bitstream"
* files and/or simulating the code, the copyright holders of this Program give
* you the right to distribute the covered work without those independent modules
* as long as the source code for them is available from the FPGA vendor free of
* charge, and there is no dependence on any encrypted modules for simulating of
* the combined code. This permission applies to you if the distributed code
* contains all the components and scripts required to completely simulate it
* with at least one of the Free Software programs.
*******************************************************************************/
`timescale
1
ns
/
1
ps
...
...
compressor_jp/cmprs_macroblock_buf_iface.v
View file @
8af3d0c0
...
...
@@ -19,6 +19,19 @@
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/> .
*
* Additional permission under GNU GPL version 3 section 7:
* If you modify this Program, or any covered work, by linking or combining it
* with independent modules provided by the FPGA vendor only (this permission
* does not extend to any 3-rd party modules, "soft cores" or macros) under
* different license terms solely for the purpose of generating binary "bitstream"
* files and/or simulating the code, the copyright holders of this Program give
* you the right to distribute the covered work without those independent modules
* as long as the source code for them is available from the FPGA vendor free of
* charge, and there is no dependence on any encrypted modules for simulating of
* the combined code. This permission applies to you if the distributed code
* contains all the components and scripts required to completely simulate it
* with at least one of the Free Software programs.
*******************************************************************************/
`timescale
1
ns
/
1
ps
...
...
compressor_jp/cmprs_out_fifo.v
View file @
8af3d0c0
...
...
@@ -17,6 +17,19 @@
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/> .
*
* Additional permission under GNU GPL version 3 section 7:
* If you modify this Program, or any covered work, by linking or combining it
* with independent modules provided by the FPGA vendor only (this permission
* does not extend to any 3-rd party modules, "soft cores" or macros) under
* different license terms solely for the purpose of generating binary "bitstream"
* files and/or simulating the code, the copyright holders of this Program give
* you the right to distribute the covered work without those independent modules
* as long as the source code for them is available from the FPGA vendor free of
* charge, and there is no dependence on any encrypted modules for simulating of
* the combined code. This permission applies to you if the distributed code
* contains all the components and scripts required to completely simulate it
* with at least one of the Free Software programs.
*******************************************************************************/
`timescale
1
ns
/
1
ps
...
...
compressor_jp/cmprs_out_fifo32.v
View file @
8af3d0c0
...
...
@@ -17,6 +17,19 @@
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/> .
*
* Additional permission under GNU GPL version 3 section 7:
* If you modify this Program, or any covered work, by linking or combining it
* with independent modules provided by the FPGA vendor only (this permission
* does not extend to any 3-rd party modules, "soft cores" or macros) under
* different license terms solely for the purpose of generating binary "bitstream"
* files and/or simulating the code, the copyright holders of this Program give
* you the right to distribute the covered work without those independent modules
* as long as the source code for them is available from the FPGA vendor free of
* charge, and there is no dependence on any encrypted modules for simulating of
* the combined code. This permission applies to you if the distributed code
* contains all the components and scripts required to completely simulate it
* with at least one of the Free Software programs.
*******************************************************************************/
`timescale
1
ns
/
1
ps
...
...
compressor_jp/cmprs_pixel_buf_iface.v
View file @
8af3d0c0
...
...
@@ -19,6 +19,19 @@
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/> .
*
* Additional permission under GNU GPL version 3 section 7:
* If you modify this Program, or any covered work, by linking or combining it
* with independent modules provided by the FPGA vendor only (this permission
* does not extend to any 3-rd party modules, "soft cores" or macros) under
* different license terms solely for the purpose of generating binary "bitstream"
* files and/or simulating the code, the copyright holders of this Program give
* you the right to distribute the covered work without those independent modules
* as long as the source code for them is available from the FPGA vendor free of
* charge, and there is no dependence on any encrypted modules for simulating of
* the combined code. This permission applies to you if the distributed code
* contains all the components and scripts required to completely simulate it
* with at least one of the Free Software programs.
*******************************************************************************/
`timescale
1
ns
/
1
ps
...
...
compressor_jp/cmprs_status.v
View file @
8af3d0c0
...
...
@@ -17,6 +17,19 @@
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/> .
*
* Additional permission under GNU GPL version 3 section 7:
* If you modify this Program, or any covered work, by linking or combining it
* with independent modules provided by the FPGA vendor only (this permission
* does not extend to any 3-rd party modules, "soft cores" or macros) under
* different license terms solely for the purpose of generating binary "bitstream"
* files and/or simulating the code, the copyright holders of this Program give
* you the right to distribute the covered work without those independent modules
* as long as the source code for them is available from the FPGA vendor free of
* charge, and there is no dependence on any encrypted modules for simulating of
* the combined code. This permission applies to you if the distributed code
* contains all the components and scripts required to completely simulate it
* with at least one of the Free Software programs.
*******************************************************************************/
`timescale
1
ns
/
1
ps
...
...
compressor_jp/cmprs_tile_mode2_decode.v
View file @
8af3d0c0
...
...
@@ -18,6 +18,19 @@
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/> .
*
* Additional permission under GNU GPL version 3 section 7:
* If you modify this Program, or any covered work, by linking or combining it
* with independent modules provided by the FPGA vendor only (this permission
* does not extend to any 3-rd party modules, "soft cores" or macros) under
* different license terms solely for the purpose of generating binary "bitstream"
* files and/or simulating the code, the copyright holders of this Program give
* you the right to distribute the covered work without those independent modules
* as long as the source code for them is available from the FPGA vendor free of
* charge, and there is no dependence on any encrypted modules for simulating of
* the combined code. This permission applies to you if the distributed code
* contains all the components and scripts required to completely simulate it
* with at least one of the Free Software programs.
*******************************************************************************/
`timescale
1
ns
/
1
ps
...
...
compressor_jp/cmprs_tile_mode_decode.v
View file @
8af3d0c0
...
...
@@ -17,6 +17,19 @@
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/> .
*
* Additional permission under GNU GPL version 3 section 7:
* If you modify this Program, or any covered work, by linking or combining it
* with independent modules provided by the FPGA vendor only (this permission
* does not extend to any 3-rd party modules, "soft cores" or macros) under
* different license terms solely for the purpose of generating binary "bitstream"
* files and/or simulating the code, the copyright holders of this Program give
* you the right to distribute the covered work without those independent modules
* as long as the source code for them is available from the FPGA vendor free of
* charge, and there is no dependence on any encrypted modules for simulating of
* the combined code. This permission applies to you if the distributed code
* contains all the components and scripts required to completely simulate it
* with at least one of the Free Software programs.
*******************************************************************************/
`timescale
1
ns
/
1
ps
...
...
compressor_jp/compressor393.v
View file @
8af3d0c0
...
...
@@ -17,6 +17,19 @@
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/> .
*
* Additional permission under GNU GPL version 3 section 7:
* If you modify this Program, or any covered work, by linking or combining it
* with independent modules provided by the FPGA vendor only (this permission
* does not extend to any 3-rd party modules, "soft cores" or macros) under
* different license terms solely for the purpose of generating binary "bitstream"
* files and/or simulating the code, the copyright holders of this Program give
* you the right to distribute the covered work without those independent modules
* as long as the source code for them is available from the FPGA vendor free of
* charge, and there is no dependence on any encrypted modules for simulating of
* the combined code. This permission applies to you if the distributed code
* contains all the components and scripts required to completely simulate it
* with at least one of the Free Software programs.
*******************************************************************************/
`timescale
1
ns
/
1
ps
