Commit 7e2f1a07 authored by Andrey Filippov's avatar Andrey Filippov
Browse files

minor bug fix

parent ae1f1eb4
Loading
Loading
Loading
Loading
+0 −2
Original line number Original line Diff line number Diff line
@@ -42,8 +42,6 @@ module fifo_sameclock_control#(
    reg                 ramo_full;
    reg                 ramo_full;
    reg                 rreg_full;
    reg                 rreg_full;
    
    
    assign mem_regen = mem_regen;
    
    assign mem_re = (|fill_ram) && (!ramo_full || !rreg_full || rd);
    assign mem_re = (|fill_ram) && (!ramo_full || !rreg_full || rd);
    assign mem_regen =   ramo_full && (!rreg_full || rd);
    assign mem_regen =   ramo_full && (!rreg_full || rd);
    assign nempty =    rreg_full;
    assign nempty =    rreg_full;