Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
X
x393
Project
Project
Details
Activity
Releases
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
Elphel
x393
Commits
713cc74a
Commit
713cc74a
authored
Mar 16, 2023
by
Andrey Filippov
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
generated boson version 0x0393401b (previous commit was just renames of utilization_reports)
parent
d164bbab
Changes
3
Expand all
Hide whitespace changes
Inline
Side-by-side
Showing
3 changed files
with
2305 additions
and
2314 deletions
+2305
-2314
x393_boson.bit
x393_boson.bit
+0
-0
x393_boson.timing_summary_impl
x393_boson.timing_summary_impl
+2271
-2280
x393_boson.utilization_report
x393_boson.utilization_report
+34
-34
No files found.
x393_boson.bit
View file @
713cc74a
No preview for this file type
x393_boson.timing_summary_impl
View file @
713cc74a
This diff is collapsed.
Click to expand it.
x393_boson.utilization_report
View file @
713cc74a
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date : Wed
Feb 22 18:29:20
2023
| Date : Wed
Mar 15 14:25:14
2023
| Host : elphel-desktop running 64-bit Ubuntu 14.04.5 LTS
| Command : report_utilization -file vivado_build/x393_boson
_utilization.
report
| Command : report_utilization -file vivado_build/x393_boson
.utilization_
report
| Design : x393
| Device : 7z030fbg484-1
| Design State : Routed
...
...
@@ -31,13 +31,13 @@ Table of Contents
+----------------------------+-------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs | 43
310 | 0 | 78600 | 55.10
|
| LUT as Logic |
39896 | 0 | 78600 | 50.76
|
| LUT as Memory | 341
4
| 0 | 26600 | 12.83 |
| Slice LUTs | 43
523 | 0 | 78600 | 55.37
|
| LUT as Logic |
40111 | 0 | 78600 | 51.03
|
| LUT as Memory | 341
2
| 0 | 26600 | 12.83 |
| LUT as Distributed RAM | 2866 | 0 | | |
| LUT as Shift Register | 54
8
| 0 | | |
| Slice Registers | 5611
2 | 0 | 157200 | 35.69
|
| Register as Flip Flop | 5611
2 | 0 | 157200 | 35.69
|
| LUT as Shift Register | 54
6
| 0 | | |
| Slice Registers | 5611
3 | 0 | 157200 | 35.70
|
| Register as Flip Flop | 5611
3 | 0 | 157200 | 35.70
|
| Register as Latch | 0 | 0 | 157200 | 0.00 |
| F7 Muxes | 54 | 0 | 39300 | 0.14 |
| F8 Muxes | 0 | 0 | 19650 | 0.00 |
...
...
@@ -58,8 +58,8 @@ Table of Contents
| 0 | Yes | - | - |
| 16 | Yes | - | Set |
| 677 | Yes | - | Reset |
| 123
1
| Yes | Set | - |
| 541
88
| Yes | Reset | - |
| 123
0
| Yes | Set | - |
| 541
90
| Yes | Reset | - |
+-------+--------------+-------------+--------------+
...
...
@@ -69,27 +69,27 @@ Table of Contents
+-------------------------------------------+-------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-------------------------------------------+-------+-------+-----------+-------+
| Slice | 170
90 | 0 | 19650 | 86.97
|
| SLICEL | 11
254
| 0 | | |
| SLICEM | 58
36
| 0 | | |
| LUT as Logic |
39896 | 0 | 78600 | 50.76
|
| using O5 output only |
1
| | | |
| using O6 output only | 3
095
5 | | | |
| using O5 and O6 | 89
40
| | | |
| LUT as Memory | 341
4
| 0 | 26600 | 12.83 |
| Slice | 170
01 | 0 | 19650 | 86.52
|
| SLICEL | 11
192
| 0 | | |
| SLICEM | 58
09
| 0 | | |
| LUT as Logic |
40111 | 0 | 78600 | 51.03
|
| using O5 output only |
2
| | | |
| using O6 output only | 3
117
5 | | | |
| using O5 and O6 | 89
34
| | | |
| LUT as Memory | 341
2
| 0 | 26600 | 12.83 |
| LUT as Distributed RAM | 2866 | 0 | | |
| using O5 output only | 2 | | | |
| using O6 output only | 108 | | | |
| using O5 and O6 | 2756 | | | |
| LUT as Shift Register | 54
8
| 0 | | |
| using O5 output only | 2
67
| | | |
| using O6 output only | 2
31
| | | |
| using O5 and O6 | 5
0
| | | |
| LUT Flip Flop Pairs | 25
581 | 0 | 78600 | 32.55
|
| fully used LUT-FF pairs | 49
17
| | | |
| LUT-FF pairs with one unused LUT output | 185
19
| | | |
| LUT-FF pairs with one unused Flip Flop | 181
61
| | | |
| Unique Control Sets | 48
98
| | | |
| LUT as Shift Register | 54
6
| 0 | | |
| using O5 output only | 2
79
| | | |
| using O6 output only | 2
15
| | | |
| using O5 and O6 | 5
2
| | | |
| LUT Flip Flop Pairs | 25
605 | 0 | 78600 | 32.58
|
| fully used LUT-FF pairs | 49
28
| | | |
| LUT-FF pairs with one unused LUT output | 185
44
| | | |
| LUT-FF pairs with one unused Flip Flop | 181
48
| | | |
| Unique Control Sets | 48
87
| | | |
+-------------------------------------------+-------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.
...
...
@@ -197,17 +197,17 @@ Table of Contents
+------------------------+-------+----------------------+
| Ref Name | Used | Functional Category |
+------------------------+-------+----------------------+
| FDRE | 541
88
| Flop & Latch |
| LUT3 | 11
699
| LUT |
| LUT6 | 10
195
| LUT |
| LUT2 | 8
73
1 | LUT |
| LUT4 | 83
51
| LUT |
| LUT5 | 82
22
| LUT |
| FDRE | 541
90
| Flop & Latch |
| LUT3 | 11
731
| LUT |
| LUT6 | 10
402
| LUT |
| LUT2 | 8
66
1 | LUT |
| LUT4 | 83
38
| LUT |
| LUT5 | 82
75
| LUT |
| RAMD32 | 4186 | Distributed Memory |
| CARRY4 | 2805 | CarryLogic |
| LUT1 | 1638 | LUT |
| RAMS32 | 1412 | Distributed Memory |
| FDSE | 123
1
| Flop & Latch |
| FDSE | 123
0
| Flop & Latch |
| FDCE | 677 | Flop & Latch |
| SRL16E | 494 | Distributed Memory |
| SRLC32E | 104 | Distributed Memory |
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment