creating Python program to pass Verilog parameters to Python FPGA tests
Showing
py393/.project
0 → 100644
py393/.pydevproject
0 → 100644
File added
py393/test1.py
0 → 100755
Please register or sign in to comment