Commit 393faaf1 authored by Andrey Filippov's avatar Andrey Filippov

'Translating' test fixture from Verilog to Python for testing the actual hardware

parent ef3e06aa
This source diff could not be displayed because it is too large. You can view the blob instead.
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment