Commit 393faaf1 authored by Andrey Filippov's avatar Andrey Filippov
Browse files

'Translating' test fixture from Verilog to Python for testing the actual hardware

parent ef3e06aa

python/ddrtests.py

0 → 100755
+1757 −0

File added.

Preview size limit exceeded, changes collapsed.