Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
E
eddr3
Project
Project
Details
Activity
Releases
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Wiki
Wiki
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Elphel
eddr3
b80c19f8586208285674597c9615b229e423366a
b80c19f8586208285674597c9615b229e423366a
Switch branch/tag
eddr3
.editor_defines
.gitignore
.project
.pydevproject
.settings/com.elphel.vdt.FPGA_project.prefs
.settings/com.elphel.vdt.ISExst.prefs
.settings/com.elphel.vdt.VivadoBitstream.prefs
.settings/com.elphel.vdt.VivadoPlace.prefs
.settings/com.elphel.vdt.VivadoSynthesis.prefs
.settings/com.elphel.vdt.VivadoTimimgSummaryReportSynthesis.prefs
.settings/com.elphel.vdt.VivadoTimingReportSynthesis.prefs
.settings/com.elphel.vdt.iverilog.prefs
.settings/com.elphel.vdt.prefs
OSERDESE1.diff
README.md
axi/axibram.v
axi/axibram_read.v
axi/axibram_write.v
axi/macros393.v
ddr3/1024Mb_ddr3_parameters.vh
