Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
E
eddr3
Project
Project
Details
Activity
Releases
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Wiki
Wiki
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Elphel
eddr3
Commits
c73e99f3
Commit
c73e99f3
authored
May 14, 2014
by
Andrey Filippov
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Added wrappers for two more primitives
parent
85a39483
Changes
2
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
124 additions
and
0 deletions
+124
-0
oddr.v
phy/wrap/oddr.v
+52
-0
oddr_ds.v
phy/wrap/oddr_ds.v
+72
-0
No files found.
phy/wrap/oddr.v
0 → 100644
View file @
c73e99f3
/*******************************************************************************
* Module: oddr
* Date:2014-05-13
* Author: Andrey Filippov
* Description: ODDR wrapper
*
* Copyright (c) 2014 Elphel, Inc.
* oddr.v is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation, either version 3 of the License, or
* (at your option) any later version.
*
* oddr.v is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/> .
*******************************************************************************/
`timescale
1
ns
/
1
ps
module
oddr
#(
parameter
DDR_CLK_EDGE
=
"OPPOSITE_EDGE"
,
parameter
INIT
=
1'b0
,
parameter
SRTYPE
=
"SYNC"
)(
input
clk
,
input
ce
,
input
rst
,
input
set
,
input
[
1
:
0
]
din
,
output
dq
)
;
/* Instance template for module ODDR */
ODDR
#(
.
DDR_CLK_EDGE
(
DDR_CLK_EDGE
)
,
.
INIT
(
INIT
)
,
.
SRTYPE
(
SRTYPE
)
)
ODDR_i
(
.
Q
(
dq
)
,
// output
.
C
(
clk
)
,
// input
.
CE
(
ce
)
,
// input
.
D1
(
din
[
0
])
,
// input
.
D2
(
din
[
1
])
,
// input
.
R
(
rst
)
,
// input
.
S
(
set
)
// input
)
;
endmodule
phy/wrap/oddr_ds.v
0 → 100644
View file @
c73e99f3
/*******************************************************************************
* Module: oddr_ds
* Date:2014-05-13
* Author: Andrey Filippov
* Description: wrapper for ODDR+OBUFDS
*
* Copyright (c) 2014 Elphel, Inc.
* oddr_ds.v is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation, either version 3 of the License, or
* (at your option) any later version.
*
* oddr_ds.v is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/> .
*******************************************************************************/
`timescale
1
ns
/
1
ps
module
oddr_ds
#
(
parameter
CAPACITANCE
=
"DONT_CARE"
,
parameter
IOSTANDARD
=
"DIFF_SSTL15"
,
parameter
SLEW
=
"SLOW"
,
parameter
DDR_CLK_EDGE
=
"OPPOSITE_EDGE"
,
parameter
INIT
=
1'b0
,
parameter
SRTYPE
=
"SYNC"
)(
input
clk
,
input
ce
,
input
rst
,
input
set
,
input
[
1
:
0
]
din
,
output
dq
,
output
ndq
)
;
wire
idq
;
/* Instance template for module ODDR */
ODDR
#(
.
DDR_CLK_EDGE
(
DDR_CLK_EDGE
)
,
.
INIT
(
INIT
)
,
.
SRTYPE
(
SRTYPE
)
)
ODDR_i
(
.
Q
(
idq
)
,
// output
.
C
(
clk
)
,
// input
.
CE
(
ce
)
,
// input
.
D1
(
din
[
0
])
,
// input
.
D2
(
din
[
1
])
,
// input
.
R
(
rst
)
,
// input
.
S
(
set
)
// input
)
;
/* Instance template for module OBUFDS */
OBUFDS
#(
.
CAPACITANCE
(
CAPACITANCE
)
,
.
IOSTANDARD
(
IOSTANDARD
)
,
.
SLEW
(
SLEW
)
)
OBUFDS_i
(
.
O
(
dq
)
,
// output
.
OB
(
ndq
)
,
// output
.
I
(
idq
)
// input
)
;
endmodule
endmodule
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment