Commit 8236e82b authored by Andrey Filippov's avatar Andrey Filippov
Browse files

removed unused/unmaintained files

parent 78539c1a

.project

+17 −17
Original line number Diff line number Diff line
@@ -52,87 +52,87 @@ 
		<link>

			<name>vivado_logs/VivadoBitstream.log</name>

			<type>1</type>

			<location>/home/andrey/git/x393_sata/vivado_logs/VivadoBitstream-20160308235749196.log</location>

			<location>/home/andrey/git/x393_sata/vivado_logs/VivadoBitstream-20160311095400893.log</location>

		</link>

		<link>

			<name>vivado_logs/VivadoOpt.log</name>

			<type>1</type>

			<location>/home/andrey/git/x393_sata/vivado_logs/VivadoOpt-20160308235749196.log</location>

			<location>/home/andrey/git/x393_sata/vivado_logs/VivadoOpt-20160311095400893.log</location>

		</link>

		<link>

			<name>vivado_logs/VivadoOptPhys.log</name>

			<type>1</type>

			<location>/home/andrey/git/x393_sata/vivado_logs/VivadoOptPhys-20160308235749196.log</location>

			<location>/home/andrey/git/x393_sata/vivado_logs/VivadoOptPhys-20160311095400893.log</location>

		</link>

		<link>

			<name>vivado_logs/VivadoOptPower.log</name>

			<type>1</type>

			<location>/home/andrey/git/x393_sata/vivado_logs/VivadoOptPower-20160308235749196.log</location>

			<location>/home/andrey/git/x393_sata/vivado_logs/VivadoOptPower-20160311095400893.log</location>

		</link>

		<link>

			<name>vivado_logs/VivadoPlace.log</name>

			<type>1</type>

			<location>/home/andrey/git/x393_sata/vivado_logs/VivadoPlace-20160308235749196.log</location>

			<location>/home/andrey/git/x393_sata/vivado_logs/VivadoPlace-20160311095400893.log</location>

		</link>

		<link>

			<name>vivado_logs/VivadoRoute.log</name>

			<type>1</type>

			<location>/home/andrey/git/x393_sata/vivado_logs/VivadoRoute-20160308235749196.log</location>

			<location>/home/andrey/git/x393_sata/vivado_logs/VivadoRoute-20160311095400893.log</location>

		</link>

		<link>

			<name>vivado_logs/VivadoSynthesis.log</name>

			<type>1</type>

			<location>/home/andrey/git/x393_sata/vivado_logs/VivadoSynthesis-20160308235632422.log</location>

			<location>/home/andrey/git/x393_sata/vivado_logs/VivadoSynthesis-20160311095237675.log</location>

		</link>

		<link>

			<name>vivado_logs/VivadoTimimgSummaryReportImplemented.log</name>

			<type>1</type>

			<location>/home/andrey/git/x393_sata/vivado_logs/VivadoTimimgSummaryReportImplemented-20160308235749196.log</location>

			<location>/home/andrey/git/x393_sata/vivado_logs/VivadoTimimgSummaryReportImplemented-20160311095400893.log</location>

		</link>

		<link>

			<name>vivado_logs/VivadoTimimgSummaryReportSynthesis.log</name>

			<type>1</type>

			<location>/home/andrey/git/x393_sata/vivado_logs/VivadoTimimgSummaryReportSynthesis-20160308235632422.log</location>

			<location>/home/andrey/git/x393_sata/vivado_logs/VivadoTimimgSummaryReportSynthesis-20160311095237675.log</location>

		</link>

		<link>

			<name>vivado_logs/VivadoTimingReportImplemented.log</name>

			<type>1</type>

			<location>/home/andrey/git/x393_sata/vivado_logs/VivadoTimingReportImplemented-20160308235749196.log</location>

			<location>/home/andrey/git/x393_sata/vivado_logs/VivadoTimingReportImplemented-20160311095400893.log</location>

		</link>

		<link>

			<name>vivado_logs/VivadoTimingReportSynthesis.log</name>

			<type>1</type>

			<location>/home/andrey/git/x393_sata/vivado_logs/VivadoTimingReportSynthesis-20160308235632422.log</location>

			<location>/home/andrey/git/x393_sata/vivado_logs/VivadoTimingReportSynthesis-20160311095237675.log</location>

		</link>

		<link>

			<name>vivado_state/x393_sata-opt-phys.dcp</name>

			<type>1</type>

			<location>/home/andrey/git/x393_sata/vivado_state/x393_sata-opt-phys-20160308235749196.dcp</location>

			<location>/home/andrey/git/x393_sata/vivado_state/x393_sata-opt-phys-20160311095400893.dcp</location>

		</link>

		<link>

			<name>vivado_state/x393_sata-opt-power.dcp</name>

			<type>1</type>

			<location>/home/andrey/git/x393_sata/vivado_state/x393_sata-opt-power-20160308235749196.dcp</location>

			<location>/home/andrey/git/x393_sata/vivado_state/x393_sata-opt-power-20160311095400893.dcp</location>

		</link>

		<link>

			<name>vivado_state/x393_sata-opt.dcp</name>

			<type>1</type>

			<location>/home/andrey/git/x393_sata/vivado_state/x393_sata-opt-20160308235749196.dcp</location>

			<location>/home/andrey/git/x393_sata/vivado_state/x393_sata-opt-20160311095400893.dcp</location>

		</link>

		<link>

			<name>vivado_state/x393_sata-place.dcp</name>

			<type>1</type>

			<location>/home/andrey/git/x393_sata/vivado_state/x393_sata-place-20160308235749196.dcp</location>

			<location>/home/andrey/git/x393_sata/vivado_state/x393_sata-place-20160311095400893.dcp</location>

		</link>

		<link>

			<name>vivado_state/x393_sata-route.dcp</name>

			<type>1</type>

			<location>/home/andrey/git/x393_sata/vivado_state/x393_sata-route-20160308235749196.dcp</location>

			<location>/home/andrey/git/x393_sata/vivado_state/x393_sata-route-20160311095400893.dcp</location>

		</link>

		<link>

			<name>vivado_state/x393_sata-synth.dcp</name>

			<type>1</type>

			<location>/home/andrey/git/x393_sata/vivado_state/x393_sata-synth-20160308235632422.dcp</location>

			<location>/home/andrey/git/x393_sata/vivado_state/x393_sata-synth-20160311095237675.dcp</location>

		</link>

	</linkedResources>

</projectDescription>

.settings/com.elphel.vdt.FPGA_project.prefs

+1 −1
Original line number Diff line number Diff line 
FPGA_project_0_SimulationTopFile=tb/tb_top.v

FPGA_project_1_SimulationTopModule=tb

FPGA_project_2_ImplementationTopFile=dma/top.v

FPGA_project_2_ImplementationTopFile=top.v

FPGA_project_3_ImplementationTopModule=top

FPGA_project_4_part=xc7z030fbg484-1

FPGA_project_5_part=xc7z030fbg484-1

dma/axi_regs.v

deleted100644 → 0
+0 −150
Original line number Diff line number Diff line 
/*******************************************************************************

 * Module: axi_regs

 * Date: 2015-07-11  

 * Author: Alexey     

 * Description: slave axi interface buffer

 *

 * Copyright (c) 2015 Elphel, Inc.

 * axi_regs.v is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License as published by

 * the Free Software Foundation, either version 3 of the License, or

 * (at your option) any later version.

 *

 * axi_regs.v file is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

 * GNU General Public License for more details.

 *

 * You should have received a copy of the GNU General Public License

 * along with this program.  If not, see <http://www.gnu.org/licenses/> .

 *

 * Additional permission under GNU GPL version 3 section 7:

 * If you modify this Program, or any covered work, by linking or combining it

 * with independent modules provided by the FPGA vendor only (this permission

 * does not extend to any 3-rd party modules, "soft cores" or macros) under

 * different license terms solely for the purpose of generating binary "bitstream"

 * files and/or simulating the code, the copyright holders of this Program give

 * you the right to distribute the covered work without those independent modules

 * as long as the source code for them is available from the FPGA vendor free of

 * charge, and there is no dependence on any encrypted modules for simulating of

 * the combined code. This permission applies to you if the distributed code

 * contains all the components and scripts required to completely simulate it

 * with at least one of the Free Software programs.

 *******************************************************************************/

//`include "axibram_read.v"

//`include "axibram_write.v"

module axi_regs(

    input   wire                ACLK,              // AXI PS Master GP1 Clock , input

    input   wire                ARESETN,           // AXI PS Master GP1 Reset, output

// AXI PS Master GP1: Read Address    

    input   wire    [31:0]      ARADDR,            // AXI PS Master GP1 ARADDR[31:0], output  

    input   wire                ARVALID,           // AXI PS Master GP1 ARVALID, output

    output  wire                ARREADY,           // AXI PS Master GP1 ARREADY, input

    input   wire    [11:0]      ARID,              // AXI PS Master GP1 ARID[11:0], output

    input   wire    [3:0]       ARLEN,             // AXI PS Master GP1 ARLEN[3:0], output

    input   wire    [1:0]       ARSIZE,            // AXI PS Master GP1 ARSIZE[1:0], output

    input   wire    [1:0]       ARBURST,           // AXI PS Master GP1 ARBURST[1:0], output

// AXI PS Master GP1: Read Data

    output  wire    [31:0]      RDATA,             // AXI PS Master GP1 RDATA[31:0], input

    output  wire                RVALID,            // AXI PS Master GP1 RVALID, input

    input   wire                RREADY,            // AXI PS Master GP1 RREADY, output

    output  wire    [11:0]      RID,               // AXI PS Master GP1 RID[11:0], input

    output  wire                RLAST,             // AXI PS Master GP1 RLAST, input

    output  wire    [1:0]       RRESP,             // AXI PS Master GP1 RRESP[1:0], input

// AXI PS Master GP1: Write Address    

    input   wire    [31:0]      AWADDR,            // AXI PS Master GP1 AWADDR[31:0], output

    input   wire                AWVALID,           // AXI PS Master GP1 AWVALID, output

    output  wire                AWREADY,           // AXI PS Master GP1 AWREADY, input

    input   wire    [11:0]      AWID,              // AXI PS Master GP1 AWID[11:0], output

    input   wire    [3:0]       AWLEN,             // AXI PS Master GP1 AWLEN[3:0], outpu:t

    input   wire    [1:0]       AWSIZE,            // AXI PS Master GP1 AWSIZE[1:0], output

    input   wire    [1:0]       AWBURST,           // AXI PS Master GP1 AWBURST[1:0], output

// AXI PS Master GP1: Write Data

    input   wire    [31:0]      WDATA,             // AXI PS Master GP1 WDATA[31:0], output

    input   wire                WVALID,            // AXI PS Master GP1 WVALID, output

    output  wire                WREADY,            // AXI PS Master GP1 WREADY, input

    input   wire    [11:0]      WID,               // AXI PS Master GP1 WID[11:0], output

    input   wire                WLAST,             // AXI PS Master GP1 WLAST, output

    input   wire    [3:0]       WSTRB,             // AXI PS Master GP1 WSTRB[3:0], output

// AXI PS Master GP1: Write response

    output  wire                BVALID,            // AXI PS Master GP1 BVALID, input

    input   wire                BREADY,            // AXI PS Master GP1 BREADY, output

    output  wire    [11:0]      BID,               // AXI PS Master GP1 BID[11:0], input

    output  wire    [1:0]       BRESP,             // AXI PS Master GP1 BRESP[1:0], input

// registers iface

    input   wire    [31:0]      bram_rdata,

    output  wire    [31:0]      bram_waddr,

    output  wire    [31:0]      bram_wdata,

    output  wire    [31:0]      bram_raddr,

    output  wire    [3:0]       bram_wstb,

    output  wire                bram_wen,

    output  wire                bram_ren,

    output  wire                bram_regen

);

/*

 * Converntional MAXI interface from x393 project

 */

// Interface's instantiation

axibram_write #(

    .ADDRESS_BITS(16)

)

axibram_write(

    .aclk           (ACLK),

    .arst           (ARESETN),

    .awaddr         (AWADDR),

    .awvalid        (AWVALID),

    .awready        (AWREADY),

    .awid           (AWID),

    .awlen          (AWLEN),

    .awsize         (AWSIZE),

    .awburst        (AWBURST),

    .wdata          (WDATA),

    .wvalid         (WVALID),

    .wready         (WREADY),

    .wid            (WID),

    .wlast          (WLAST),

    .wstb           (WSTRB),

    .bvalid         (BVALID),

    .bready         (BREADY),

    .bid            (BID),

    .bresp          (BRESP),

    .pre_awaddr     (),

    .start_burst    (),

    .dev_ready      (1'b1),

    .bram_wclk      (),

    .bram_waddr     (bram_waddr[15:0]),

    .pre_bram_wen   (),

    .bram_wen       (bram_wen),

    .bram_wstb      (bram_wstb),

    .bram_wdata     (bram_wdata)

);

axibram_read #(

    .ADDRESS_BITS(16)

)

axibram_read(

    .aclk           (ACLK),

    .arst           (ARESETN),

    .araddr         (ARADDR),

    .arvalid        (ARVALID),

    .arready        (ARREADY),

    .arid           (ARID),

    .arlen          (ARLEN),

    .arsize         (ARSIZE),

    .arburst        (ARBURST),

    .rdata          (RDATA),

    .rvalid         (RVALID),

    .rready         (RREADY),

    .rid            (RID),

    .rlast          (RLAST),

    .rresp          (RRESP),

    .pre_araddr     (),

    .start_burst    (),

    .dev_ready      (1'b1),

    .bram_rclk      (),

    .bram_raddr     (bram_raddr[15:0]),

    .bram_ren       (bram_ren),

    .bram_regen     (bram_regen),

    .bram_rdata     (bram_rdata)

);



endmodule