Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
X
x393
Project
Project
Details
Activity
Releases
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
Elphel
x393
Repository
908524101f88fc1f67e8441f170a7f3cbc3c9c04
Switch branch/tag
x393
simulation_modules
History
Find file
Select Archive Format
Source code
Download zip
Download tar.gz
Download tar.bz2
Download tar
Updated simulation code
· d189269a
Andrey Filippov
authored
5 years ago
d189269a
Name
Last commit
Last update
..
par12_hispi_psp4l.v
Modified headers to work with doxverilog2.5/doxygen1.7.0
8 years ago
sim_clk_div.v
Modified headers to work with doxverilog2.5/doxygen1.7.0
8 years ago
sim_frac_clk_delay.v
Modified headers to work with doxverilog2.5/doxygen1.7.0
8 years ago
sim_soc_interrupts.v
testing cocotb simulation, converting more simulation features
8 years ago
simul_axi_fifo_out.v
testing cocotb simulation, converting more simulation features
8 years ago
simul_axi_hp_rd.v
bug fixrd in DCT and other places
8 years ago
simul_axi_hp_wr.v
bug fixrd in DCT and other places
8 years ago
simul_axi_master_rdaddr.v
Modified headers to work with doxverilog2.5/doxygen1.7.0
8 years ago
simul_axi_master_wdata.v
testing cocotb simulation, converting more simulation features
8 years ago
simul_axi_master_wraddr.v
Modified headers to work with doxverilog2.5/doxygen1.7.0
8 years ago
simul_axi_read.v
Modified headers to work with doxverilog2.5/doxygen1.7.0
8 years ago
simul_axi_slow_ready.v
Modified headers to work with doxverilog2.5/doxygen1.7.0
8 years ago
simul_clk.v
Modified headers to work with doxverilog2.5/doxygen1.7.0
8 years ago
simul_clk_div_mult.v
Modified headers to work with doxverilog2.5/doxygen1.7.0
8 years ago
simul_clk_mult.v
Modified headers to work with doxverilog2.5/doxygen1.7.0
8 years ago
simul_clk_mult_div.v
Modified headers to work with doxverilog2.5/doxygen1.7.0
8 years ago
simul_fifo.v
Modified headers to work with doxverilog2.5/doxygen1.7.0
8 years ago
simul_lwir160x120_telemetry.v
Updated simulation code
5 years ago
simul_lwir160x120_vospi.v
Updated simulation code
5 years ago
simul_saxi_gp_wr.v
debugging histograms (debug code will be removed at next commit)
8 years ago
simul_sensor12bits.v
Updated simulation code
5 years ago
vospi.v
Updated simulation code
5 years ago