Programming languages used in this repository
-
Verilog
56.25 %
-
Python
29.11 %
-
HCL
7.27 %
-
SystemVerilog
6.82 %
-
Tcl
0.3 %
Commit statistics for d899569e0ac077789cd6163dda29d7883950ce1b Apr 26 - Feb 11
- Total: 92 commits
- Average per day: 0.3 commits
- Authors: 1
Commits per day of month
Commits per weekday
Commits per day hour (UTC)