Programming languages used in this repository
-
Verilog
56.25 %
-
Python
29.11 %
-
HCL
7.27 %
-
SystemVerilog
6.82 %
-
Tcl
0.3 %
Commit statistics for d3f2d87c3bf1a6528b743b1b99bf9af278e8278c Apr 26 - Dec 20
- Total: 765 commits
- Average per day: 0.6 commits
- Authors: 5
Commits per day of month
Commits per weekday
Commits per day hour (UTC)