Programming languages used in this repository
-
Verilog
56.25 %
-
Python
29.11 %
-
HCL
7.27 %
-
SystemVerilog
6.82 %
-
Tcl
0.3 %
Commit statistics for cd7cb395f7797c32e6e795f6fc4757d33df03633 Apr 26 - Feb 18
- Total: 102 commits
- Average per day: 0.3 commits
- Authors: 1
Commits per day of month
Commits per weekday
Commits per day hour (UTC)