Programming languages used in this repository
-
Verilog
56.25 %
-
Python
29.11 %
-
HCL
7.27 %
-
SystemVerilog
6.82 %
-
Tcl
0.3 %
Commit statistics for a31012ed34782d3441f7368d7ab38d80658ea171 Apr 26 - Jan 01
- Total: 810 commits
- Average per day: 0.3 commits
- Authors: 5
Commits per day of month
Commits per weekday
Commits per day hour (UTC)