Programming languages used in this repository
-
Verilog
56.25 %
-
Python
29.11 %
-
HCL
7.27 %
-
SystemVerilog
6.82 %
-
Tcl
0.3 %
Commit statistics for 7e875b8ea2447f5325628ea62c195a2b6206a7ff Apr 26 - May 18
- Total: 510 commits
- Average per day: 0.7 commits
- Authors: 5
Commits per day of month
Commits per weekday
Commits per day hour (UTC)