Programming languages used in this repository
-
Verilog
56.25 %
-
Python
29.11 %
-
HCL
7.27 %
-
SystemVerilog
6.82 %
-
Tcl
0.3 %
Commit statistics for 53e407530fc2263acb34f6abc8ac83d559175f6b Apr 26 - Apr 22
- Total: 169 commits
- Average per day: 0.5 commits
- Authors: 1
Commits per day of month
Commits per weekday
Commits per day hour (UTC)