Programming languages used in this repository
-
Verilog
56.25 %
-
Python
29.11 %
-
HCL
7.27 %
-
SystemVerilog
6.82 %
-
Tcl
0.3 %
Commit statistics for 52b99362e63618a4a5d2eba24d181321760ca01f Apr 26 - Jun 15
- Total: 52 commits
- Average per day: 1.0 commits
- Authors: 1
Commits per day of month
Commits per weekday
Commits per day hour (UTC)