Programming languages used in this repository
-
Verilog
56.25 %
-
Python
29.11 %
-
HCL
7.27 %
-
SystemVerilog
6.82 %
-
Tcl
0.3 %
Commit statistics for 38eedfcf2a639360035945bb8e13000196e341f1 Apr 26 - Aug 05
- Total: 288 commits
- Average per day: 0.6 commits
- Authors: 2
Commits per day of month
Commits per weekday
Commits per day hour (UTC)