Programming languages used in this repository
-
Verilog
56.25 %
-
Python
29.11 %
-
HCL
7.27 %
-
SystemVerilog
6.82 %
-
Tcl
0.3 %
Commit statistics for 2f9f2a8b512d3a53ada8b8322d2d8504da5836da Apr 26 - Mar 25
- Total: 137 commits
- Average per day: 0.4 commits
- Authors: 1
Commits per day of month
Commits per weekday
Commits per day hour (UTC)