Programming languages used in this repository
-
Verilog
56.25 %
-
Python
29.11 %
-
HCL
7.27 %
-
SystemVerilog
6.82 %
-
Tcl
0.3 %
Commit statistics for 1b4f3f2cff74e60851f8fb172516d9340fc64f39 Apr 26 - Oct 14
- Total: 380 commits
- Average per day: 0.7 commits
- Authors: 3
Commits per day of month
Commits per weekday
Commits per day hour (UTC)