Programming languages used in this repository
-
Verilog
56.25 %
-
Python
29.11 %
-
HCL
7.27 %
-
SystemVerilog
6.82 %
-
Tcl
0.3 %
Commit statistics for 1917775d80b50136507b86cb66702d42d6320978 Apr 26 - May 18
- Total: 194 commits
- Average per day: 0.5 commits
- Authors: 2
Commits per day of month
Commits per weekday
Commits per day hour (UTC)