init for 14MPx

f20d9c9f · Oleg Dzhimiev · c4bd1f1f · f20d9c9f
Commit f20d9c9f authored Feb 09, 2018 by Oleg Dzhimiev
Hide whitespace changes
Inline Side-by-side

Showing with 10 additions and 0 deletions

hargs-hispi py393/hargs-hispi +10 -0

No files found.
--- a/py393/hargs-hispi
+++ b/py393/hargs-hispi
+-d TARGET_MODE=1
+-f /usr/local/verilog/system_defines.vh
+-f /usr/local/verilog/x393_parameters.vh   /usr/local/verilog/x393_cur_params_target.vh /usr/local/verilog/x393_localparams.vh
+-l /usr/local/verilog/x393_cur_params_target.vh
+-p PICKLE="/usr/local/verilog/x393_mcntrl.pickle
+-c bitstream_set_path /usr/local/verilog/x393_hispi.bit
+-c setupSensorsPower "HISPI"
+-c measure_all "*DI"
+-c setSensorClock 24.0 "2V5_LVDS"
+-c set_rtc