Commit ea4d0389 authored by Andrey Filippov's avatar Andrey Filippov

code formatting

parent ef24a9b6
...@@ -228,27 +228,26 @@ module dct2d8x8_chen#( ...@@ -228,27 +228,26 @@ module dct2d8x8_chen#(
// Just for debugging/comparing with old 1-d DCT: // Just for debugging/comparing with old 1-d DCT:
`ifdef SIMULATION // no sense to synthesize it `ifdef SIMULATION // no sense to synthesize it
`ifdef DEBUG_DCT1D `ifdef DEBUG_DCT1D
wire [TRANSPOSE_WIDTH-1:0] dbg_d_out; wire [TRANSPOSE_WIDTH-1:0] dbg_d_out;
//wire [15:0] dbg_d_out13=dbg_d_out[7 +: 16] ; //wire [15:0] dbg_d_out13=dbg_d_out[7 +: 16] ;
wire dbg_dv; wire dbg_dv;
wire dbg_en_out; wire dbg_en_out;
wire dbg_pre_first_out; wire dbg_pre_first_out;
dct1d_chen_reorder_out #(
dct1d_chen_reorder_out #( .WIDTH (TRANSPOSE_WIDTH)
.WIDTH (TRANSPOSE_WIDTH) ) dct1d_chen_reorder_out_dbg_i (
) dct1d_chen_reorder_out_dbg_i ( .clk (clk), // input
.clk (clk), // input .rst (rst), // input
.rst (rst), // input .en (dbg_stage1_pre2_en_out), // input
.en (dbg_stage1_pre2_en_out), // input .din (dct1_out), // input[23:0]
.din (dct1_out), // input[23:0] .pre2_start (stage1_pre2_start_out), // input
.pre2_start (stage1_pre2_start_out), // input .dout (dbg_d_out), // output[23:0]
.dout (dbg_d_out), // output[23:0] .start_out (dbg_pre_first_out), // output reg
.start_out (dbg_pre_first_out), // output reg .dv (dbg_dv), // output reg
.dv (dbg_dv), // output reg .en_out (dbg_en_out) // output reg
.en_out (dbg_en_out) // output reg );
); `endif
`endif
`endif `endif
endmodule endmodule
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment