Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
X
x393
Project
Project
Details
Activity
Releases
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
Elphel
x393
Commits
c4db5df9
Commit
c4db5df9
authored
Apr 26, 2019
by
Andrey Filippov
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
working with telemetry frame
parent
9d60666b
Changes
6
Hide whitespace changes
Inline
Side-by-side
Showing
6 changed files
with
1096 additions
and
1078 deletions
+1096
-1078
sens_lepton3.v
sensor/sens_lepton3.v
+7
-6
vospi_segment_61.v
sensor/vospi_segment_61.v
+2
-1
simul_lwir160x120_vospi.v
simulation_modules/simul_lwir160x120_vospi.v
+2
-1
x393_vospi.bit
x393_vospi.bit
+0
-0
x393_vospi.timing_summary_impl
x393_vospi.timing_summary_impl
+1056
-1041
x393_vospi_utilization.report
x393_vospi_utilization.report
+29
-29
No files found.
sensor/sens_lepton3.v
View file @
c4db5df9
...
...
@@ -304,12 +304,13 @@ module sens_lepton3 #(
(
dbg_sel
[
1
]
?
(
dbg_sel
[
0
]
?
dbg_sources
[
3
]
:
dbg_sources
[
2
])
:
(
dbg_sel
[
0
]
?
dbg_sources
[
1
]
:
dbg_sources
[
0
]))
;
assign
dbg_sources
[
0
]
=
dbg_running
;
assign
dbg_sources
[
2
:
1
]
=
dbg_vsync_rdy
;
assign
dbg_sources
[
3
]
=
dbg_state
[
0
]
;
// discard_segment;
assign
dbg_sources
[
4
]
=
dbg_state
[
1
]
;
// in_busy;
assign
dbg_sources
[
5
]
=
dbg_state
[
2
]
;
// out_busy;
assign
dbg_sources
[
6
]
=
dbg_state
[
3
]
;
// hact;
assign
dbg_sources
[
7
]
=
dbg_state
[
4
]
;
// dbg_will_sync; // dbg_segment_stb; // sof;
assign
dbg_sources
[
1
]
=
dbg_will_sync
;
//
assign
dbg_sources
[
2
]
=
dbg_vsync_rdy
[
1
]
;
//
assign
dbg_sources
[
3
]
=
discard_segment
;
// dbg_state[0]; //
assign
dbg_sources
[
4
]
=
in_busy
;
// dbg_state[1]; //
assign
dbg_sources
[
5
]
=
out_busy
;
// dbg_state[2]; //
assign
dbg_sources
[
6
]
=
hact
;
// dbg_state[3]; //
assign
dbg_sources
[
7
]
=
sof
;
// dbg_state[4]; //
//dbg_will_sync dbg_state
...
...
sensor/vospi_segment_61.v
View file @
c4db5df9
...
...
@@ -45,7 +45,7 @@ module vospi_segment_61#(
parameter
VOSPI_SEGMENT_FIRST
=
1
,
parameter
VOSPI_SEGMENT_LAST
=
4
,
parameter
VOSPI_PACKET_FIRST
=
0
,
parameter
VOSPI_PACKET_LAST
=
60
,
parameter
VOSPI_PACKET_LAST
=
60
,
// with telemetry
parameter
VOSPI_PACKET_TTT
=
20
,
// line number where segment number is provided
parameter
VOSPI_SOF_TO_HACT
=
2
,
// clock cycles from SOF to HACT
parameter
VOSPI_HACT_TO_HACT_EOF
=
2
// minimal clock cycles from HACT to HACT or to EOF
...
...
@@ -61,6 +61,7 @@ module vospi_segment_61#(
input
vsync
,
// from GPIO[3], 70 usec on, period ~10ms (should be re-sampled to pclk
input
vsync_use
,
// if set - wait for vsync to read a segment
input
resync_disable
,
// disable re-synchronizing packets using discard signature @pclk
// input use_telemetry, // use 61- packets per segment (last segment = 60), 0 - 60 packets
// runs a single frame
// SPI signals
output
spi_clken
,
// enable clock on spi_clk
...
...
simulation_modules/simul_lwir160x120_vospi.v
View file @
c4db5df9
...
...
@@ -48,6 +48,7 @@ module simul_lwir160x120_vospi # (
parameter
FRAME_PERIOD
=
946969
,
// 26.4 fps @25 MHz
parameter
SEGMENT_PERIOD
=
5100
,
// min 05063? // 10000, // 236742, // 26.4 fps @25 MHz
parameter
SEGMENTS_SEQ
=
8
,
// 12 With ITAR
parameter
SEGMENT_START
=
7
,
// 0,
parameter
FRAME_DELAY
=
100
,
// mclk period to start first frame 1
parameter
MS_PERIOD
=
25
// ahould actually be 25000
...
...
@@ -360,7 +361,7 @@ always @ (posedge mclk) begin
if
(
segment_run
)
packed_data
[
copy_wa_full
]
<=
copy_din
;
// copy_d;
if
(
rst
)
segments_cntr
<=
0
;
if
(
rst
)
segments_cntr
<=
SEGMENT_START
;
else
if
(
segment_done
)
segments_cntr
<=
(
segments_cntr
==
(
SEGMENTS_SEQ
-
1
))
?
0
:
(
segments_cntr
+
1
)
;
...
...
x393_vospi.bit
View file @
c4db5df9
No preview for this file type
x393_vospi.timing_summary_impl
View file @
c4db5df9
This source diff could not be displayed because it is too large. You can
view the blob
instead.
x393_vospi_utilization.report
View file @
c4db5df9
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date : Thu Apr 25 1
8:21:12
2019
| Date : Thu Apr 25 1
9:12:25
2019
| Host : elphel-desktop running 64-bit Ubuntu 14.04.5 LTS
| Command : report_utilization -file vivado_build/x393_vospi_utilization.report
| Design : x393
...
...
@@ -31,13 +31,13 @@ Table of Contents
+----------------------------+-------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs | 420
18 | 0 | 78600 | 53.46
|
| LUT as Logic | 386
62 | 0 | 78600 | 49.19
|
| LUT as Memory | 335
6 | 0 | 26600 | 12.62
|
| Slice LUTs | 420
07 | 0 | 78600 | 53.44
|
| LUT as Logic | 386
53 | 0 | 78600 | 49.18
|
| LUT as Memory | 335
4 | 0 | 26600 | 12.61
|
| LUT as Distributed RAM | 2802 | 0 | | |
| LUT as Shift Register | 55
4
| 0 | | |
| Slice Registers | 540
31
| 0 | 157200 | 34.37 |
| Register as Flip Flop | 540
31
| 0 | 157200 | 34.37 |
| LUT as Shift Register | 55
2
| 0 | | |
| Slice Registers | 540
28
| 0 | 157200 | 34.37 |
| Register as Flip Flop | 540
28
| 0 | 157200 | 34.37 |
| Register as Latch | 0 | 0 | 157200 | 0.00 |
| F7 Muxes | 34 | 0 | 39300 | 0.09 |
| F8 Muxes | 0 | 0 | 19650 | 0.00 |
...
...
@@ -59,7 +59,7 @@ Table of Contents
| 8 | Yes | - | Set |
| 672 | Yes | - | Reset |
| 1025 | Yes | Set | - |
| 5232
6
| Yes | Reset | - |
| 5232
3
| Yes | Reset | - |
+-------+--------------+-------------+--------------+
...
...
@@ -69,27 +69,27 @@ Table of Contents
+-------------------------------------------+-------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-------------------------------------------+-------+-------+-----------+-------+
| Slice | 16
521 | 0 | 19650 | 84.0
8 |
| SLICEL | 1
0871
| 0 | | |
| SLICEM | 5
650
| 0 | | |
| LUT as Logic | 386
62 | 0 | 78600 | 49.19
|
| using O5 output only |
1
| | | |
| using O6 output only | 300
58
| | | |
| using O5 and O6 | 860
3
| | | |
| LUT as Memory | 335
6 | 0 | 26600 | 12.62
|
| Slice | 16
758 | 0 | 19650 | 85.2
8 |
| SLICEL | 1
1056
| 0 | | |
| SLICEM | 5
702
| 0 | | |
| LUT as Logic | 386
53 | 0 | 78600 | 49.18
|
| using O5 output only |
4
| | | |
| using O6 output only | 300
42
| | | |
| using O5 and O6 | 860
7
| | | |
| LUT as Memory | 335
4 | 0 | 26600 | 12.61
|
| LUT as Distributed RAM | 2802 | 0 | | |
| using O5 output only | 2 | | | |
| using O6 output only | 84 | | | |
| using O5 and O6 | 2716 | | | |
| LUT as Shift Register | 55
4
| 0 | | |
| using O5 output only | 28
8
| | | |
| LUT as Shift Register | 55
2
| 0 | | |
| using O5 output only | 28
4
| | | |
| using O6 output only | 216 | | | |
| using O5 and O6 | 5
0
| | | |
| LUT Flip Flop Pairs | 243
44 | 0 | 78600 | 30.97
|
| fully used LUT-FF pairs | 45
16
| | | |
| LUT-FF pairs with one unused LUT output | 176
47
| | | |
| LUT-FF pairs with one unused Flip Flop | 175
43
| | | |
| Unique Control Sets | 47
15
| | | |
| using O5 and O6 | 5
2
| | | |
| LUT Flip Flop Pairs | 243
21 | 0 | 78600 | 30.94
|
| fully used LUT-FF pairs | 45
23
| | | |
| LUT-FF pairs with one unused LUT output | 176
11
| | | |
| LUT-FF pairs with one unused Flip Flop | 175
55
| | | |
| Unique Control Sets | 47
40
| | | |
+-------------------------------------------+-------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.
...
...
@@ -196,12 +196,12 @@ Table of Contents
+------------------------+-------+----------------------+
| Ref Name | Used | Functional Category |
+------------------------+-------+----------------------+
| FDRE | 5232
6
| Flop & Latch |
| FDRE | 5232
3
| Flop & Latch |
| LUT3 | 11324 | LUT |
| LUT6 | 1022
7
| LUT |
| LUT2 | 83
59
| LUT |
| LUT4 | 795
6
| LUT |
| LUT5 | 780
7
| LUT |
| LUT6 | 1022
8
| LUT |
| LUT2 | 83
61
| LUT |
| LUT4 | 795
2
| LUT |
| LUT5 | 780
3
| LUT |
| RAMD32 | 4126 | Distributed Memory |
| CARRY4 | 2725 | CarryLogic |
| LUT1 | 1592 | LUT |
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment