Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
X
x393
Project
Project
Details
Activity
Releases
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
Elphel
x393
Commits
bd4f6b5e
Commit
bd4f6b5e
authored
Nov 22, 2016
by
Andrey Filippov
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
made trigger-realted parameters to run through the sequencer too
parent
a4377c71
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
4 additions
and
4 deletions
+4
-4
x393_export_c.py
py393/x393_export_c.py
+4
-4
No files found.
py393/x393_export_c.py
View file @
bd4f6b5e
...
...
@@ -1065,15 +1065,15 @@ class X393ExportC(object):
c
=
"sens_chn"
sdefines
+=
[
((
'CAMSYNC control'
,)),
((
"X393_CAMSYNC_MODE"
,
""
,
vrlg
.
CAMSYNC_MODE
+
ba
,
0
,
None
,
"x393_camsync_mode"
,
"wo"
,
"CAMSYNC mode"
)),
((
"X393_CAMSYNC_TRIG_SRC"
,
""
,
vrlg
.
CAMSYNC_TRIG_SRC
+
ba
,
0
,
None
,
"x393_camsync_io"
,
"wo"
,
"CAMSYNC trigger source"
)),
((
"X393_CAMSYNC_TRIG_DST"
,
""
,
vrlg
.
CAMSYNC_TRIG_DST
+
ba
,
0
,
None
,
"x393_camsync_io"
,
"wo"
,
"CAMSYNC trigger destination"
)),
((
"X393_CAMSYNC_MODE"
,
""
,
vrlg
.
CAMSYNC_MODE
+
ba
,
0
,
z3
,
"x393_camsync_mode"
,
"wo"
,
"CAMSYNC mode"
)),
((
"X393_CAMSYNC_TRIG_SRC"
,
""
,
vrlg
.
CAMSYNC_TRIG_SRC
+
ba
,
0
,
z3
,
"x393_camsync_io"
,
"wo"
,
"CAMSYNC trigger source"
)),
((
"X393_CAMSYNC_TRIG_DST"
,
""
,
vrlg
.
CAMSYNC_TRIG_DST
+
ba
,
0
,
z3
,
"x393_camsync_io"
,
"wo"
,
"CAMSYNC trigger destination"
)),
((
'_Trigger period has special value for small (<255) values written to this register'
,)),
((
'_ d == 0 - disable (stop periodic mode)'
,)),
((
'_ d == 1 - single trigger'
,)),
((
'_ d == 2..255 - set output pulse / input-output serial bit duration (no start generated)'
,)),
((
'_ d >= 256 - repetitive trigger'
,)),
((
"X393_CAMSYNC_TRIG_PERIOD"
,
""
,
vrlg
.
CAMSYNC_TRIG_PERIOD
+
ba
,
0
,
None
,
"u32*"
,
"rw"
,
"CAMSYNC trigger period"
)),
((
"X393_CAMSYNC_TRIG_PERIOD"
,
""
,
vrlg
.
CAMSYNC_TRIG_PERIOD
+
ba
,
0
,
z3
,
"u32*"
,
"rw"
,
"CAMSYNC trigger period"
)),
((
"X393_CAMSYNC_TRIG_DELAY"
,
c
,
vrlg
.
CAMSYNC_TRIG_DELAY0
+
ba
,
1
,
z3
,
"u32*"
,
"rw"
,
"CAMSYNC trigger delay"
))]
ba
=
vrlg
.
CMDFRAMESEQ_ADDR_BASE
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment