Trying alternative DTT output for external buffer

dct_tests_02.sav

 [*]
 [*] GTKWave Analyzer v3.3.78 (w)1999-2016 BSI
-[*] Wed Dec  6 02:19:47 2017
+[*] Sat Dec  9 01:30:06 2017
 [*]
-[dumpfile] "/home/eyesis/nc393/elphel393/fpga-elphel/x393_branch_dct/simulation/dct_tests_02-20171205191817720.fst"
-[dumpfile_mtime] "Wed Dec  6 02:18:18 2017"
-[dumpfile_size] 244333
+[dumpfile] "/home/eyesis/nc393/elphel393/fpga-elphel/x393_branch_dct/simulation/dct_tests_02-20171206113130304.fst"
+[dumpfile_mtime] "Wed Dec  6 18:31:30 2017"
+[dumpfile_size] 222572
 [savefile] "/home/eyesis/nc393/elphel393/fpga-elphel/x393_branch_dct/dct_tests_02.sav"
-[timestart] 0
+[timestart] 1319200
 [size] 1814 1171
 [pos] 0 40
-*-20.492632 1605000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
+*-15.492632 1451000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
 [treeopen] dct_tests_02.
 [treeopen] dct_tests_02.dtt_iv_8x8_i.
 [treeopen] dct_tests_02.dtt_iv_8x8r_i.
@@ -136,8 +136,6 @@ dct_tests_02.dtt_iv_8x8_i.pre2_dstv[1:0]
 (1)dct_tests_02.dtt_iv_8x8_i.pre2_dstv[1:0]
 @1001200
 -group_end
-@28
-(0)dct_tests_02.dtt_iv_8x8_i.dctv_out_we_1[1:0]
 @420
 [color] 3
 dct_tests_02.dtt_iv_8x8_i.dctv_dout0[23:0]
@@ -151,28 +149,41 @@ dct_tests_02.dtt_iv_8x8_i.debug_dctv_dout[23:0]
 @8420
 [color] 5
 dct_tests_02.dtt_iv_8x8_i.debug_dctv_dout[23:0]
-@22
+@c00022
 [color] 6
 dct_tests_02.dtt_iv_8x8_i.dctv_out_cntr[6:0]
-dct_tests_02.dtt_iv_8x8_i.dctv_out_wa_1[4:0]
-@8022
-dct_tests_02.dtt_iv_8x8_i.dctv_out_wa_1[4:0]
+@28
+[color] 6
+(0)dct_tests_02.dtt_iv_8x8_i.dctv_out_cntr[6:0]
+[color] 6
+(1)dct_tests_02.dtt_iv_8x8_i.dctv_out_cntr[6:0]
+[color] 6
+(2)dct_tests_02.dtt_iv_8x8_i.dctv_out_cntr[6:0]
+[color] 6
+(3)dct_tests_02.dtt_iv_8x8_i.dctv_out_cntr[6:0]
+[color] 6
+(4)dct_tests_02.dtt_iv_8x8_i.dctv_out_cntr[6:0]
+[color] 6
+(5)dct_tests_02.dtt_iv_8x8_i.dctv_out_cntr[6:0]
+[color] 6
+(6)dct_tests_02.dtt_iv_8x8_i.dctv_out_cntr[6:0]
+@1401200
+-group_end
 @28
 [color] 7
 dct_tests_02.dtt_iv_8x8_i.dctv_out_sel
 [color] 2
-(0)dct_tests_02.dtt_iv_8x8_i.dctv_out_we_1[1:0]
 dct_tests_02.dtt_iv_8x8_i.dctv_out_run
 dct_tests_02.dtt_iv_8x8_i.dctv_out_start_1
-dct_tests_02.dtt_iv_8x8_i.dctv_out_run_1
 @22
-[color] 3
-dct_tests_02.dtt_iv_8x8_i.dctv_out_ra_1[6:0]
-@420
-[color] 2
-dct_tests_02.dtt_iv_8x8_i.dctv_out_reg_1[23:0]
-@8420
-dct_tests_02.dtt_iv_8x8_i.dctv_out_reg_1[23:0]
+dct_tests_02.dtt_iv_8x8_i.dctv_out_wa[4:0]
+@c00029
+dct_tests_02.dtt_iv_8x8_i.dctv_out_we[1:0]
+@28
+(0)dct_tests_02.dtt_iv_8x8_i.dctv_out_we[1:0]
+(1)dct_tests_02.dtt_iv_8x8_i.dctv_out_we[1:0]
+@1401201
+-group_end
 @1000200
 -debug
 @22
@@ -219,13 +230,6 @@ dct_tests_02.dtt_iv_8x8_i.pre2_dstv[1:0]
 (1)dct_tests_02.dtt_iv_8x8_i.pre2_dstv[1:0]
 @22
 dct_tests_02.dtt_iv_8x8_i.dctv_out_cntr[6:0]
-@28
-(0)dct_tests_02.dtt_iv_8x8_i.dctv_out_we_1[1:0]
-dct_tests_02.dtt_iv_8x8_i.dctv_out_run_1
-@22
-dct_tests_02.dtt_iv_8x8_i.dctv_out_ra_1[6:0]
-@8420
-dct_tests_02.dtt_iv_8x8_i.dctv_out_reg_1[23:0]
 @800200
 -g3
 @28
@@ -265,7 +269,6 @@ dct_tests_02.dtt_iv_8x8r_i.transpose_start
 @8420
 dct_tests_02.dtt_iv_8x8r_i.dcth_dout0[23:0]
 dct_tests_02.dtt_iv_8x8r_i.dcth_dout1[23:0]
-@8421
 dct_tests_02.dtt_iv_8x8r_i.transpose_out[23:0]
 @200
 -

dct_tests_03.sav

+[*]
+[*] GTKWave Analyzer v3.3.78 (w)1999-2016 BSI
+[*] Sat Dec  9 05:38:48 2017
+[*]
+[dumpfile] "/home/eyesis/nc393/elphel393/fpga-elphel/x393_branch_dct/simulation/dct_tests_03-20171208223621417.fst"
+[dumpfile_mtime] "Sat Dec  9 05:36:24 2017"
+[dumpfile_size] 225832
+[savefile] "/home/eyesis/nc393/elphel393/fpga-elphel/x393_branch_dct/dct_tests_03.sav"
+[timestart] 0
+[size] 1920 1171
+[pos] -1920 40
+*-20.492632 1460700 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
+[treeopen] dct_tests_03.
+[treeopen] dct_tests_03.dtt_iv_8x8_i.
+[treeopen] dct_tests_03.dtt_iv_8x8r_i.
+[sst_width] 299
+[signals_width] 287
+[sst_expanded] 1
+[sst_vpaned_height] 344
+@420
+dct_tests_03.i
+dct_tests_03.i1
+dct_tests_03.j
+@28
+dct_tests_03.CLK
+dct_tests_03.RST
+[color] 2
+dct_tests_03.start
+[color] 2
+dct_tests_03.start2
+@22
+dct_tests_03.mode_in[1:0]
+@420
+dct_tests_03.x_in_2d[23:0]
+@8420
+dct_tests_03.x_in_2d[23:0]
+@420
+dct_tests_03.d_out_2d[23:0]
+@8420
+dct_tests_03.d_out_2d[23:0]
+@22
+dct_tests_03.mode_out[1:0]
+@420
+dct_tests_03.d_out_2dr[23:0]
+@8420
+dct_tests_03.d_out_2dr[23:0]
+@800200
+-dtt_iv8x8_direct
+@28
+dct_tests_03.dtt_iv_8x8_i.rst
+dct_tests_03.dtt_iv_8x8_i.clk
+dct_tests_03.dtt_iv_8x8_i.start
+@22
+dct_tests_03.dtt_iv_8x8_i.mode[1:0]
+@420
+dct_tests_03.dtt_iv_8x8_i.xin[23:0]
+@8420
+dct_tests_03.dtt_iv_8x8_i.xin[23:0]
+@28
+dct_tests_03.dtt_iv_8x8_i.pre_last_in
+dct_tests_03.dtt_iv_8x8_i.pre_first_out
+dct_tests_03.dtt_iv_8x8_i.dv
+@420
+dct_tests_03.dtt_iv_8x8_i.d_out[23:0]
+@8420
+dct_tests_03.dtt_iv_8x8_i.d_out[23:0]
+@800200
+-debug
+@28
+dct_tests_03.dtt_iv_8x8_i.transpose_start
+@420
+dct_tests_03.dtt_iv_8x8_i.dcth_dout0[23:0]
+@8420
+dct_tests_03.dtt_iv_8x8_i.dcth_dout0[23:0]
+@420
+dct_tests_03.dtt_iv_8x8_i.dcth_dout1[23:0]
+@8420
+dct_tests_03.dtt_iv_8x8_i.dcth_dout1[23:0]
+@22
+dct_tests_03.dtt_iv_8x8_i.transpose_debug_di[7:0]
+@8022
+dct_tests_03.dtt_iv_8x8_i.transpose_debug_di[7:0]
+@420
+dct_tests_03.dtt_iv_8x8_i.transpose_di[23:0]
+@8420
+dct_tests_03.dtt_iv_8x8_i.transpose_di[23:0]
+@c00022
+dct_tests_03.dtt_iv_8x8_i.transpose_wa[7:0]
+@28
+(0)dct_tests_03.dtt_iv_8x8_i.transpose_wa[7:0]
+(1)dct_tests_03.dtt_iv_8x8_i.transpose_wa[7:0]
+(2)dct_tests_03.dtt_iv_8x8_i.transpose_wa[7:0]
+(3)dct_tests_03.dtt_iv_8x8_i.transpose_wa[7:0]
+(4)dct_tests_03.dtt_iv_8x8_i.transpose_wa[7:0]
+(5)dct_tests_03.dtt_iv_8x8_i.transpose_wa[7:0]
+(6)dct_tests_03.dtt_iv_8x8_i.transpose_wa[7:0]
+(7)dct_tests_03.dtt_iv_8x8_i.transpose_wa[7:0]
+@1401200
+-group_end
+@c08022
+dct_tests_03.dtt_iv_8x8_i.transpose_wa[7:0]
+@28
+(0)dct_tests_03.dtt_iv_8x8_i.transpose_wa[7:0]
+(1)dct_tests_03.dtt_iv_8x8_i.transpose_wa[7:0]
+(2)dct_tests_03.dtt_iv_8x8_i.transpose_wa[7:0]
+(3)dct_tests_03.dtt_iv_8x8_i.transpose_wa[7:0]
+(4)dct_tests_03.dtt_iv_8x8_i.transpose_wa[7:0]
+(5)dct_tests_03.dtt_iv_8x8_i.transpose_wa[7:0]
+(6)dct_tests_03.dtt_iv_8x8_i.transpose_wa[7:0]
+(7)dct_tests_03.dtt_iv_8x8_i.transpose_wa[7:0]
+@1401200
+-group_end
+@28
+(0)dct_tests_03.dtt_iv_8x8_i.transpose_we[1:0]
+dct_tests_03.dtt_iv_8x8_i.pre_dsth
+@8022
+dct_tests_03.dtt_iv_8x8_i.transpose_cntr[6:0]
+@22
+dct_tests_03.dtt_iv_8x8_i.transpose_ra[7:0]
+dct_tests_03.dtt_iv_8x8_i.transpose_reg[23:0]
+@420
+dct_tests_03.dtt_iv_8x8_i.transpose_out[23:0]
+@8420
+dct_tests_03.dtt_iv_8x8_i.transpose_out[23:0]
+@22
+dct_tests_03.dtt_iv_8x8_i.dctv_xin0[23:0]
+dct_tests_03.dtt_iv_8x8_i.dctv_xin1[23:0]
+@28
+dct_tests_03.dtt_iv_8x8_i.dctv_start_0_r
+dct_tests_03.dtt_iv_8x8_i.dctv_start_1_r
+dct_tests_03.dtt_iv_8x8_i.dctv_out_sel
+@800028
+dct_tests_03.dtt_iv_8x8_i.pre2_dstv[1:0]
+@28
+(0)dct_tests_03.dtt_iv_8x8_i.pre2_dstv[1:0]
+(1)dct_tests_03.dtt_iv_8x8_i.pre2_dstv[1:0]
+@1001200
+-group_end
+@420
+[color] 3
+dct_tests_03.dtt_iv_8x8_i.dctv_dout0[23:0]
+[color] 2
+dct_tests_03.dtt_iv_8x8_i.dctv_dout1[23:0]
+@8420
+dct_tests_03.dtt_iv_8x8_i.dctv_dout0[23:0]
+dct_tests_03.dtt_iv_8x8_i.dctv_dout1[23:0]
+@420
+dct_tests_03.dtt_iv_8x8_i.debug_dctv_dout[23:0]
+@8420
+[color] 5
+dct_tests_03.dtt_iv_8x8_i.debug_dctv_dout[23:0]
+@c00022
+[color] 6
+dct_tests_03.dtt_iv_8x8_i.dctv_out_cntr[6:0]
+@28
+[color] 6
+(0)dct_tests_03.dtt_iv_8x8_i.dctv_out_cntr[6:0]
+[color] 6
+(1)dct_tests_03.dtt_iv_8x8_i.dctv_out_cntr[6:0]
+[color] 6
+(2)dct_tests_03.dtt_iv_8x8_i.dctv_out_cntr[6:0]
+[color] 6
+(3)dct_tests_03.dtt_iv_8x8_i.dctv_out_cntr[6:0]
+[color] 6
+(4)dct_tests_03.dtt_iv_8x8_i.dctv_out_cntr[6:0]
+[color] 6
+(5)dct_tests_03.dtt_iv_8x8_i.dctv_out_cntr[6:0]
+[color] 6
+(6)dct_tests_03.dtt_iv_8x8_i.dctv_out_cntr[6:0]
+@1401200
+-group_end
+@28
+[color] 7
+dct_tests_03.dtt_iv_8x8_i.dctv_out_sel
+[color] 2
+dct_tests_03.dtt_iv_8x8_i.dctv_out_run
+dct_tests_03.dtt_iv_8x8_i.dctv_out_start_1
+@22
+dct_tests_03.dtt_iv_8x8_i.dctv_out_wa[4:0]
+@c00028
+dct_tests_03.dtt_iv_8x8_i.dctv_out_we[1:0]
+@28
+(0)dct_tests_03.dtt_iv_8x8_i.dctv_out_we[1:0]
+(1)dct_tests_03.dtt_iv_8x8_i.dctv_out_we[1:0]
+@1401200
+-group_end
+@22
+dct_tests_03.dtt_iv_8x8_i.debug_dctv_dout[23:0]
+@28
+dct_tests_03.dtt_iv_8x8_i.dctv_out_sel
+dct_tests_03.dtt_iv_8x8_i.pre_dstv
+@200
+-alt
+@28
+dct_tests_03.dtt_iv_8x8_i.dstv
+dct_tests_03.dtt_iv_8x8_i.out_sel
+dct_tests_03.dtt_iv_8x8_i.out_run
+@22
+dct_tests_03.dtt_iv_8x8_i.out_cntr[6:0]
+@28
+dct_tests_03.dtt_iv_8x8_i.out_sel
+@22
+dct_tests_03.dtt_iv_8x8_i.out_wd[23:0]
+@c00022
+dct_tests_03.dtt_iv_8x8_i.out_wa[3:0]
+@28
+(0)dct_tests_03.dtt_iv_8x8_i.out_wa[3:0]
+(1)dct_tests_03.dtt_iv_8x8_i.out_wa[3:0]
+(2)dct_tests_03.dtt_iv_8x8_i.out_wa[3:0]
+(3)dct_tests_03.dtt_iv_8x8_i.out_wa[3:0]
+@1401200
+-group_end
+@28
+dct_tests_03.dtt_iv_8x8_i.out_we
+dct_tests_03.dtt_iv_8x8_i.sub16
+dct_tests_03.dtt_iv_8x8_i.inc16
+dct_tests_03.dtt_iv_8x8_i.start64
+@200
+-top
+@22
+dct_tests_03.out_ram_wa[4:0]
+@28
+dct_tests_03.out_ram_cntr
+dct_tests_03.out_ram_wah
+@22
+dct_tests_03.out_wa[3:0]
+dct_tests_03.out_wd[23:0]
+@28
+dct_tests_03.out_we
+dct_tests_03.out_ram_ren
+dct_tests_03.out_ram_regen
+@22
+dct_tests_03.out_ram_ra[5:0]
+dct_tests_03.out_ram_r[23:0]
+@23
+dct_tests_03.out_ram_r2[23:0]
+@1000200
+-debug
+@22
+dct_tests_03.dtt_iv_8x8_i.mode_out[1:0]
+@28
+dct_tests_03.dtt_iv_8x8_i.pre_first_out_w
+@8420
+dct_tests_03.dtt_iv_8x8_i.d_out[23:0]
+@28
+dct_tests_03.dtt_iv_8x8_i.dv
+dct_tests_03.dtt_iv_8x8_i.pre_first_out
+dct_tests_03.dtt_iv_8x8_i.pre_busy
+dct_tests_03.dtt_iv_8x8_i.pre_first_out
+@c00200
+-direct_internal
+@28
+dct_tests_03.dtt_iv_8x8_i.dcth_en0
+dct_tests_03.dtt_iv_8x8_i.dcth_en1
+dct_tests_03.dtt_iv_8x8_i.dcth_start_0_r
+dct_tests_03.dtt_iv_8x8_i.dcth_start_1_r
+@22
+dct_tests_03.dtt_iv_8x8_i.mode[1:0]
+dct_tests_03.dtt_iv_8x8_i.mode_h[1:0]
+dct_tests_03.dtt_iv_8x8_i.mode_h_late[1:0]
+dct_tests_03.dtt_iv_8x8_i.mode_v[1:0]
+dct_tests_03.dtt_iv_8x8_i.mode_out[1:0]
+@28
+dct_tests_03.dtt_iv_8x8_i.dctv_start_0_w
+@22
+dct_tests_03.dtt_iv_8x8_i.dctv_start_1_w
+@800028
+dct_tests_03.dtt_iv_8x8_i.pre2_dsth[1:0]
+@28
+(0)dct_tests_03.dtt_iv_8x8_i.pre2_dsth[1:0]
+(1)dct_tests_03.dtt_iv_8x8_i.pre2_dsth[1:0]
+@1001200
+-group_end
+@200
+-
+@800028
+dct_tests_03.dtt_iv_8x8_i.pre2_dstv[1:0]
+@28
+(0)dct_tests_03.dtt_iv_8x8_i.pre2_dstv[1:0]
+(1)dct_tests_03.dtt_iv_8x8_i.pre2_dstv[1:0]
+@22
+dct_tests_03.dtt_iv_8x8_i.dctv_out_cntr[6:0]
+@800200
+-g3
+@28
+dct_tests_03.dtt_iv_8x8_i.dct_iv8_1d_pass2_0_i.start
+dct_tests_03.dtt_iv_8x8_i.dct_iv8_1d_pass2_0_i.dst_in
+dct_tests_03.dtt_iv_8x8_i.dct_iv8_1d_pass2_0_i.dst_out
+@1000200
+-g3
+@28
+dct_tests_03.dtt_iv_8x8_i.dct_iv8_1d_pass2_1_i.start
+dct_tests_03.dtt_iv_8x8_i.dct_iv8_1d_pass2_1_i.dst_in
+dct_tests_03.dtt_iv_8x8_i.dct_iv8_1d_pass2_1_i.dst_out
+@200
+-
+@1001200
+-group_end
+@1401200
+-direct_internal
+@1000200
+-dtt_iv8x8_direct
+@800200
+-dtt_iv8x8_inv
+@28
+dct_tests_03.dtt_iv_8x8r_i.clk
+dct_tests_03.dtt_iv_8x8r_i.start
+dct_tests_03.dtt_iv_8x8r_i.mode[1:0]
+@420
+dct_tests_03.dtt_iv_8x8r_i.xin[23:0]
+@8420
+dct_tests_03.dtt_iv_8x8r_i.xin[23:0]
+@28
+dct_tests_03.dtt_iv_8x8r_i.mode_out[1:0]
+@800200
+-inv_internals
+@28
+dct_tests_03.dtt_iv_8x8r_i.transpose_start
+@8420
+dct_tests_03.dtt_iv_8x8r_i.dcth_dout0[23:0]
+dct_tests_03.dtt_iv_8x8r_i.dcth_dout1[23:0]
+dct_tests_03.dtt_iv_8x8r_i.transpose_out[23:0]
+@200
+-
+@1000200
+-inv_internals
+@200
+-
+@1000200
+-dtt_iv8x8_inv
+@200
+-dbg
+[pattern_trace] 1
+[pattern_trace] 0