merged with framepars

69a5a370 · Andrey Filippov · d0eead8c · 2e9bd272 · 69a5a370
Commit 69a5a370 authored Sep 29, 2016 by Andrey Filippov
Hide whitespace changes
Inline Side-by-side

Showing with 2 additions and 0 deletions

hargs-eyesis py393/hargs-eyesis +2 -0

No files found.
--- a/py393/hargs-eyesis
+++ b/py393/hargs-eyesis
@@ -5,7 +5,9 @@
 -p PICKLE="/usr/local/verilog/x393_mcntrl.pickle
 -c bitstream_set_path /usr/local/verilog/x393_parallel.bit
 -c setupSensorsPower  "PAR12"  all  0  0.2
+-c sleep_ms 5000
 -c setEyesisPower 1
+-c sleep_ms 5000
 -c sleep_ms 20
 -c measure_all "*DI"
 -c setSensorClock 24.0 "2V5_LVDS"