Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
O
oc_jpegencode_vdt
Project
Project
Details
Activity
Releases
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
Elphel
oc_jpegencode_vdt
Commits
495bdb2e
Commit
495bdb2e
authored
Sep 01, 2015
by
Chiggs
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Experimentation with synthesis
parent
5da94bb9
Changes
2
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
58 additions
and
11 deletions
+58
-11
.travis.yml
.travis.yml
+5
-11
Makefile
syn/Makefile
+53
-0
No files found.
.travis.yml
View file @
495bdb2e
sudo
:
false
language
:
python
language
:
python
python
:
python
:
-
"
2.7"
-
"
2.7"
before_install
:
before_install
:
-
sudo apt-get update -qq
-
wget https://www.dropbox.com/s/xvum1md2deppgre/quartus_14.0.tar.gz?dl=0
-
sudo apt-get install -y python-imaging
-
mv quartus* quartus_14.0.tar.gz
-
sudo apt-get install -y iverilog
-
tar -zxf quartus_14.0.tar.gz
-
git clone https://github.com/potentialventures/cocotb.git
-
export COCOTB=$PWD/cocotb
install
:
-
pip install coverage
-
pip install coveralls
script
:
script
:
-
cd tb && PYTHONPATH=/home/travis/virtualenv/python2.7.9/lib/python2.7/site-packages make COVERAGE=1
-
cd syn && PATH=$PWD/altera/14.0/quartus/bin:$PATH make
after_success
:
-
coveralls
syn/Makefile
0 → 100644
View file @
495bdb2e
PWD
:=
$(
shell
pwd
)
PROJECT
:=
oc_jpegencode
TOP_LEVEL_ENTITY
:=
jpeg_top
ASSIGNMENT_FILES
:=
$(PROJECT)
.qpf
$(PROJECT)
.qsf
VERILOG_SOURCES
=
$(PWD)
/../code/y_huff.v
\
$(PWD)
/../code/y_quantizer.v
\
$(PWD)
/../code/y_dct.v
\
$(PWD)
/../code/cb_huff.v
\
$(PWD)
/../code/cb_quantizer.v
\
$(PWD)
/../code/cb_dct.v
\
$(PWD)
/../code/cr_huff.v
\
$(PWD)
/../code/cr_quantizer.v
\
$(PWD)
/../code/cr_dct.v
\
$(PWD)
/../code/yd_q_h.v
\
$(PWD)
/../code/cbd_q_h.v
\
$(PWD)
/../code/crd_q_h.v
\
$(PWD)
/../code/rgb2ycbcr.v
\
$(PWD)
/../code/sync_fifo_ff.v
\
$(PWD)
/../code/sync_fifo_32.v
\
$(PWD)
/../code/pre_fifo.v
\
$(PWD)
/../code/ff_checker.v
\
$(PWD)
/../code/fifo_out.v
\
$(PWD)
/../code/jpeg_top.v
FAMILY
=
"Cyclone V"
all
:
$(PROJECT).sta.rpt
clean
:
rm
-rf
$(ASSIGNMENT_FILES)
*
.rpt
*
.summary
*
.chg smart.log
*
.htm
*
.eqn
*
.pin
*
.sof
*
.pof db incremental_db
MAP_ARGS
=
--read_settings_files
=
on
$
(
addprefix
--source
=
,
$(VERILOG_SOURCES)
)
FIT_ARGS
=
--read_settings_files
=
on
STA_ARGS
=
$(PROJECT).map.rpt
:
$(SOURCE_FILES) $(ASSIGNMENT_FILES)
quartus_map
$(MAP_ARGS)
$(PROJECT)
$(PROJECT).fit.rpt
:
$(PROJECT).map.rpt
quartus_fit
$(FIT_ARGS)
$(PROJECT)
$(PROJECT).sta.rpt
:
$(PROJECT).fit.rpt
quartus_sta
$(STA_ARGS)
$(PROJECT)
$(ASSIGNMENT_FILES)
:
quartus_sh
--prepare
-f
$(FAMILY)
-t
$(TOP_LEVEL_ENTITY)
$(PROJECT)
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment