Skip to content

E
ezynq
Commit a6d1e0ab authored by Oleg Dzhimiev's avatar Oleg Dzhimiev
Browse files
Options

trademark notice

parent 950707f9
Hide whitespace changes
Inline Side-by-side
Showing with 7 additions and 1 deletion
README.md
View file @ a6d1e0ab
...@@ -117,4 +117,10 @@ New files include: ...@@ -117,4 +117,10 @@ New files include:
2. Ethernet is not tested (on the board we have it does not work with provided images, so we 2. Ethernet is not tested (on the board we have it does not work with provided images, so we
suspect a hardware problem. suspect a hardware problem.
3. Bitstream loading is not tested, current code does not enable level shifters - it may be 3. Bitstream loading is not tested, current code does not enable level shifters - it may be
more appropriate to do just before loading of the bitstream. more appropriate to do just before loading of the bitstream.
\ No newline at end of file
## Trademark notices
Xilinx® and Zynq® are registered trademarks of Xilinx.
Ezynq project is not endorsed by or affiliated with Xilinx Inc.
\ No newline at end of file
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment