Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
E
ezynq
Project
Project
Details
Activity
Releases
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Wiki
Wiki
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Elphel
ezynq
Commits
a6d1e0ab
Commit
a6d1e0ab
authored
Oct 07, 2013
by
Oleg Dzhimiev
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
trademark notice
parent
950707f9
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
7 additions
and
1 deletion
+7
-1
README.md
README.md
+7
-1
No files found.
README.md
View file @
a6d1e0ab
...
...
@@ -117,4 +117,10 @@ New files include:
2.
Ethernet is not tested (on the board we have it does not work with provided images, so we
suspect a hardware problem.
3.
Bitstream loading is not tested, current code does not enable level shifters - it may be
more appropriate to do just before loading of the bitstream.
\ No newline at end of file
more appropriate to do just before loading of the bitstream.
## Trademark notices
Xilinx® and Zynq® are registered trademarks of Xilinx.
Ezynq project is not endorsed by or affiliated with Xilinx Inc.
\ No newline at end of file
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment