Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
E
elphel-init
Project
Project
Details
Activity
Releases
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Wiki
Wiki
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Elphel
elphel-init
Commits
20229ca9
Commit
20229ca9
authored
Feb 24, 2017
by
Oleg Dzhimiev
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
enable default sata connection before loading the driver
parent
4aa789e7
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
1 addition
and
0 deletions
+1
-0
init_elphel393.py
src/init_elphel393.py
+1
-0
No files found.
src/init_elphel393.py
View file @
20229ca9
...
@@ -146,6 +146,7 @@ def init_sata(sata_en,pydir):
...
@@ -146,6 +146,7 @@ def init_sata(sata_en,pydir):
log_msg
(
"Done waiting for the FPGA"
,
4
)
log_msg
(
"Done waiting for the FPGA"
,
4
)
shout
(
pydir
+
"/x393sata.py"
)
# Should be after modprobe? Wait for the FPGA should be before it
shout
(
pydir
+
"/x393sata.py"
)
# Should be after modprobe? Wait for the FPGA should be before it
# the default connection is zynq <-> internal ssd
# the default connection is zynq <-> internal ssd
shout
(
pydir
+
"/x393sata_control.py set_zynq_ssd"
)
# uncomment the line below for zynq <-> external ssd connection at boot
# uncomment the line below for zynq <-> external ssd connection at boot
# shout(pydir+"/x393sata_control.py set_zynq_esata")
# shout(pydir+"/x393sata_control.py set_zynq_esata")
shout
(
"modprobe ahci_elphel &"
)
shout
(
"modprobe ahci_elphel &"
)
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment