Commit e6b5bfc1 authored by Andrey Filippov's avatar Andrey Filippov

module to keep global (Verilog) parameters, self-modified code to include...

module to keep global (Verilog) parameters, self-modified code to include pre-defines fro PyDev to be happy)
parent 7a0b9347
This diff is collapsed.
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment