Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
X
x393
Project
Project
Details
Activity
Releases
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
Elphel
x393
Commits
d2ef3072
Commit
d2ef3072
authored
Mar 09, 2023
by
Andrey Filippov
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
generated parallel with logger for IMX, FPGA 0x03931005
parent
b7d826a9
Changes
5
Show whitespace changes
Inline
Side-by-side
Showing
5 changed files
with
1459 additions
and
1479 deletions
+1459
-1479
fpga_version.vh
fpga_version.vh
+1
-2
system_defines.vh
system_defines.vh
+2
-2
x393_parallel.bit
x393_parallel.bit
+0
-0
x393_parallel.timing_summary_impl
x393_parallel.timing_summary_impl
+1413
-1433
x393_parallel_utilization.report
x393_parallel_utilization.report
+43
-42
No files found.
fpga_version.vh
View file @
d2ef3072
...
...
@@ -35,13 +35,12 @@
* contains all the components and scripts required to completely simulate it
* with at least one of the Free Software programs.
*/
parameter FPGA_VERSION = 32'h0393401b; // GPS 1 PPS instead of odometer
parameter FPGA_VERSION = 32'h03931005; // parallel, converting from 32'h0393401a
// parameter FPGA_VERSION = 32'h0393401a; // adding strobe output for IMX-5 on ext-5
// parameter FPGA_VERSION = 32'h03934019; // Boson640, logger debug disabled
// parameter FPGA_VERSION = 32'h03934018; // Boson640, debugging logger 02
// parameter FPGA_VERSION = 32'h03934017; // Boson640, debugging logger 01
// parameter FPGA_VERSION = 32'h03934016; // Boson640, for 103993A, started IMU
// parameter FPGA_VERSION = 32'h03931004; // parallel, starting IMS support // not yet used
// parameter FPGA_VERSION = 32'h03931003; // parallel, adding camsync trigger decimation - modifying decimation
// parameter FPGA_VERSION = 32'h03934015; // Boson640, for 103993A, debugging 4 removed DE deglitch - modifying decimation
// parameter FPGA_VERSION = 32'h03931004; // parallel, adding camsync trigger decimation - modifying decimation
...
...
system_defines.vh
View file @
d2ef3072
...
...
@@ -65,10 +65,10 @@
`define DISPLAY_COMPRESSED_DATA
// if specific sesnor is not defined, parallel sensor interface is used for all channels
/*************** CHANGE here and x393_hispi | x393_parallel | x393_lwir | x393_boson in bitstream (and few other) tool settings ****************/
`define BOSON 1
//
`define BOSON 1
// `define LWIR
// `define HISPI
// also change in utilization and timimg summary tools (x393_parallel_utilization.report, ...)
// also change in
bitstream,
utilization and timimg summary tools (x393_parallel_utilization.report, ...)
`ifdef BOSON
`elsif LWIR
...
...
x393_parallel.bit
View file @
d2ef3072
No preview for this file type
x393_parallel.timing_summary_impl
View file @
d2ef3072
This source diff could not be displayed because it is too large. You can
view the blob
instead.
x393_parallel_utilization.report
View file @
d2ef3072
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date :
Mon Mar 22 12:57:54 2021
| Date :
Thu Mar 9 11:38:40 2023
| Host : elphel-desktop running 64-bit Ubuntu 14.04.5 LTS
| Command : report_utilization -file vivado_build/x393_parallel_utilization.report
| Design : x393
...
...
@@ -31,15 +31,15 @@ Table of Contents
+----------------------------+-------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs | 41
951 | 0 | 78600 | 53.37
|
| LUT as Logic | 38
565 | 0 | 78600 | 49.06
|
| LUT as Memory | 33
86 | 0 | 26600 | 12.73
|
| LUT as Distributed RAM | 285
0
| 0 | | |
| LUT as Shift Register | 53
6
| 0 | | |
| Slice Registers | 542
24 | 0 | 157200 | 34.49
|
| Register as Flip Flop | 542
24 | 0 | 157200 | 34.49
|
| Slice LUTs | 41
694 | 0 | 78600 | 53.05
|
| LUT as Logic | 38
299 | 0 | 78600 | 48.73
|
| LUT as Memory | 33
95 | 0 | 26600 | 12.76
|
| LUT as Distributed RAM | 285
8
| 0 | | |
| LUT as Shift Register | 53
7
| 0 | | |
| Slice Registers | 542
75 | 0 | 157200 | 34.53
|
| Register as Flip Flop | 542
75 | 0 | 157200 | 34.53
|
| Register as Latch | 0 | 0 | 157200 | 0.00 |
| F7 Muxes |
30 | 0 | 39300 | 0.08
|
| F7 Muxes |
54 | 0 | 39300 | 0.14
|
| F8 Muxes | 0 | 0 | 19650 | 0.00 |
+----------------------------+-------+-------+-----------+-------+
...
...
@@ -57,9 +57,9 @@ Table of Contents
| 0 | _ | Reset | - |
| 0 | Yes | - | - |
| 16 | Yes | - | Set |
| 69
2
| Yes | - | Reset |
| 9
53
| Yes | Set | - |
| 52
563
| Yes | Reset | - |
| 69
3
| Yes | - | Reset |
| 9
65
| Yes | Set | - |
| 52
601
| Yes | Reset | - |
+-------+--------------+-------------+--------------+
...
...
@@ -69,27 +69,27 @@ Table of Contents
+-------------------------------------------+-------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-------------------------------------------+-------+-------+-----------+-------+
| Slice | 164
73 | 0 | 19650 | 83.83
|
| SLICEL | 108
55
| 0 | | |
| Slice | 164
81 | 0 | 19650 | 83.87
|
| SLICEL | 108
63
| 0 | | |
| SLICEM | 5618 | 0 | | |
| LUT as Logic | 38
565 | 0 | 78600 | 49.06
|
| using O5 output only |
3
| | | |
| using O6 output only |
30027
| | | |
| using O5 and O6 | 85
35
| | | |
| LUT as Memory | 33
86 | 0 | 26600 | 12.73
|
| LUT as Distributed RAM | 285
0
| 0 | | |
| LUT as Logic | 38
299 | 0 | 78600 | 48.73
|
| using O5 output only |
5
| | | |
| using O6 output only |
29710
| | | |
| using O5 and O6 | 85
84
| | | |
| LUT as Memory | 33
95 | 0 | 26600 | 12.76
|
| LUT as Distributed RAM | 285
8
| 0 | | |
| using O5 output only | 2 | | | |
| using O6 output only |
84
| | | |
| using O5 and O6 | 27
64
| | | |
| LUT as Shift Register | 53
6
| 0 | | |
| using O5 output only | 2
63
| | | |
| using O6 output only | 2
21
| | | |
| using O6 output only |
108
| | | |
| using O5 and O6 | 27
48
| | | |
| LUT as Shift Register | 53
7
| 0 | | |
| using O5 output only | 2
49
| | | |
| using O6 output only | 2
36
| | | |
| using O5 and O6 | 52 | | | |
| LUT Flip Flop Pairs | 24440 | 0 | 78600 | 31.09 |
| fully used LUT-FF pairs | 4
610
| | | |
| LUT-FF pairs with one unused LUT output | 177
5
1 | | | |
| LUT-FF pairs with one unused Flip Flop | 17
508
| | | |
| Unique Control Sets | 46
33
| | | |
| fully used LUT-FF pairs | 4
583
| | | |
| LUT-FF pairs with one unused LUT output | 177
2
1 | | | |
| LUT-FF pairs with one unused Flip Flop | 17
494
| | | |
| Unique Control Sets | 46
58
| | | |
+-------------------------------------------+-------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.
...
...
@@ -197,19 +197,19 @@ Table of Contents
+------------------------+-------+----------------------+
| Ref Name | Used | Functional Category |
+------------------------+-------+----------------------+
| FDRE | 52
563
| Flop & Latch |
| LUT3 | 113
54
| LUT |
| LUT6 | 10
387
| LUT |
| LUT2 | 8
328
| LUT |
| LUT4 | 7
774
| LUT |
| LUT5 | 76
37
| LUT |
| RAMD32 | 41
98
| Distributed Memory |
| FDRE | 52
601
| Flop & Latch |
| LUT3 | 113
85
| LUT |
| LUT6 | 10
143
| LUT |
| LUT2 | 8
260
| LUT |
| LUT4 | 7
858
| LUT |
| LUT5 | 76
14
| LUT |
| RAMD32 | 41
74
| Distributed Memory |
| CARRY4 | 2809 | CarryLogic |
| LUT1 | 162
0
| LUT |
| RAMS32 | 14
16
| Distributed Memory |
| FDSE | 9
53
| Flop & Latch |
| FDCE | 69
2
| Flop & Latch |
| SRL16E | 48
4
| Distributed Memory |
| LUT1 | 162
3
| LUT |
| RAMS32 | 14
08
| Distributed Memory |
| FDSE | 9
65
| Flop & Latch |
| FDCE | 69
3
| Flop & Latch |
| SRL16E | 48
5
| Distributed Memory |
| OBUFT | 121 | IO |
| SRLC32E | 104 | Distributed Memory |
| IBUF | 99 | IO |
...
...
@@ -218,9 +218,10 @@ Table of Contents
| RAMB18E1 | 62 | Block Memory |
| IDELAYE2 | 60 | IO |
| RAMB36E1 | 54 | Block Memory |
| MUXF7 | 54 | MuxFx |
| OSERDESE2 | 43 | IO |
| ODELAYE2_FINEDELAY | 43 | IO |
|
MUXF7 | 30 | MuxFx
|
|
RAMD64E | 24 | Distributed Memory
|
| OBUFT_DCIEN | 18 | IO |
| IDELAYE2_FINEDELAY | 18 | IO |
| IBUF_IBUFDISABLE | 18 | IO |
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment