Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
X
x393
Project
Project
Details
Activity
Releases
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
Elphel
x393
Commits
63d2b1b1
Commit
63d2b1b1
authored
Dec 20, 2017
by
Andrey Filippov
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
removed unneeded register bits
parent
d3f2d87c
Changes
1
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
2 additions
and
2 deletions
+2
-2
phase_rotator.v
dsp/phase_rotator.v
+2
-2
No files found.
dsp/phase_rotator.v
View file @
63d2b1b1
...
@@ -90,7 +90,7 @@ module phase_rotator#(
...
@@ -90,7 +90,7 @@ module phase_rotator#(
reg
[
SHIFT_WIDTH
-
1
:
0
]
shift_v0
;
reg
[
SHIFT_WIDTH
-
1
:
0
]
shift_v0
;
reg
[
SHIFT_WIDTH
-
1
:
0
]
shift_vr
;
reg
[
SHIFT_WIDTH
-
1
:
0
]
shift_vr
;
reg
[
SHIFT_WIDTH
-
1
:
0
]
shift_hv
;
// combined horizonta and vertical shifts to match cntr_mux;
reg
[
SHIFT_WIDTH
-
1
:
0
]
shift_hv
;
// combined horizonta and vertical shifts to match cntr_mux;
reg
[
5
:
0
]
sign_cs
;
// sign for cos / sin, feed to DSP
reg
[
4
:
0
]
sign_cs
;
// sign for cos / sin, feed to DSP
wire
sign_cs_d
;
// sign_cs delayed by 3 clocks
wire
sign_cs_d
;
// sign_cs delayed by 3 clocks
reg
[
1
:
0
]
sign_cs_r
;
// sign_cs delayed by 5 clocks
reg
[
1
:
0
]
sign_cs_r
;
// sign_cs delayed by 5 clocks
reg
[
SHIFT_WIDTH
-
2
:
0
]
rom_a_shift
;
// ~shift absolute value
reg
[
SHIFT_WIDTH
-
2
:
0
]
rom_a_shift
;
// ~shift absolute value
...
@@ -133,7 +133,7 @@ module phase_rotator#(
...
@@ -133,7 +133,7 @@ module phase_rotator#(
rom_a_sin
<=
shift_ends_0
?
shift_hv
[
SHIFT_WIDTH
-
1
]
:
hv_sin
;
rom_a_sin
<=
shift_ends_0
?
shift_hv
[
SHIFT_WIDTH
-
1
]
:
hv_sin
;
// sign_cs <= shift_hv[SHIFT_WIDTH-1] & ( hv_sin | (shift_ends_0 & hv_index[2]));
// sign_cs <= shift_hv[SHIFT_WIDTH-1] & ( hv_sin | (shift_ends_0 & hv_index[2]));
// sign_cs <= shift_hv[SHIFT_WIDTH-1] & hv_sin;
// sign_cs <= shift_hv[SHIFT_WIDTH-1] & hv_sin;
sign_cs
<=
{
sign_cs
[
4
:
0
]
,
shift_hv
[
SHIFT_WIDTH
-
1
]
&
hv_sin
};
sign_cs
<=
{
sign_cs
[
3
:
0
]
,
shift_hv
[
SHIFT_WIDTH
-
1
]
&
hv_sin
};
rom_re_regen
<=
{
rom_re_regen
[
1
:
0
]
,
run_hv
};
rom_re_regen
<=
{
rom_re_regen
[
1
:
0
]
,
run_hv
};
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment