Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
X
x393
Project
Project
Details
Activity
Releases
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
Elphel
x393
Commits
060ba228
Commit
060ba228
authored
Dec 24, 2017
by
Andrey Filippov
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
new set of test fixtures
parent
cb389afb
Changes
2
Show whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
2302 additions
and
0 deletions
+2302
-0
mclt_test_03.tf
dsp/mclt_test_03.tf
+573
-0
mclt_test_03.sav
mclt_test_03.sav
+1729
-0
No files found.
dsp/mclt_test_03.tf
0 → 100644
View file @
060ba228
/*!
* <b>Module:</b>mclt_test_01
* @file mclt_test_01.tf
* @date 2016-12-02
* @author Andrey Filippov
*
* @brief testing MCLT 16x16 -> 4*8*8 transform
* Uses 2 DSP blocks
*
* @copyright Copyright (c) 2016 Elphel, Inc.
*
* <b>License:</b>
*
*mclt_test_01.tf is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation, either version 3 of the License, or
* (at your option) any later version.
*
* mclt_test_01.tf is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/> .
*
* Additional permission under GNU GPL version 3 section 7:
* If you modify this Program, or any covered work, by linking or combining it
* with independent modules provided by the FPGA vendor only (this permission
* does not extend to any 3-rd party modules, "soft cores" or macros) under
* different license terms solely for the purpose of generating binary "bitstream"
* files and/or simulating the code, the copyright holders of this Program give
* you the right to distribute the covered work without those independent modules
* as long as the source code for them is available from the FPGA vendor free of
* charge, and there is no dependence on any encrypted modules for simulating of
* the combined code. This permission applies to you if the distributed code
* contains all the components and scripts required to completely simulate it
* with at least one of the Free Software programs.
*/
`
timescale
1
ns
/
1
ps
`
include
"system_defines.vh"
// `define INSTANTIATE_DSP48E1
// `define PRELOAD_BRAMS
// `define ROUND
module
mclt_test_03
();
`
ifdef
IVERILOG
`
ifdef
NON_VDT_ENVIROMENT
parameter
fstname
=
"mclt_test_03.fst"
;
`
else
`
include
"IVERILOG_INCLUDE.v"
`
endif
// NON_VDT_ENVIROMENT
`
else
// IVERILOG
`
ifdef
CVC
`
ifdef
NON_VDT_ENVIROMENT
parameter
fstname
=
"x393.fst"
;
`
else
// NON_VDT_ENVIROMENT
`
include
"IVERILOG_INCLUDE.v"
`
endif
// NON_VDT_ENVIROMENT
`
else
parameter
fstname
=
"mclt_test_03.fst"
;
`
endif
// CVC
`
endif
// IVERILOG
parameter
CLK_PERIOD
=
10
;
// ns
// parameter WIDTH = 25; //4; // input data width
parameter
SHIFT_WIDTH
=
7
;
// bits in shift (7 bits - fractional)
parameter
COORD_WIDTH
=
10
;
// bits in full coordinate 10 for 18K RAM
parameter
PIXEL_WIDTH
=
16
;
// input pixel width (unsigned)
parameter
WND_WIDTH
=
18
;
// input pixel width (unsigned)
parameter
OUT_WIDTH
=
25
;
// bits in dtt output
parameter
DTT_IN_WIDTH
=
25
;
// bits in DTT input
parameter
TRANSPOSE_WIDTH
=
25
;
// width of the transpose memory (intermediate results)
parameter
OUT_RSHIFT
=
2
;
// overall right shift of the result from input, aligned by MSB (>=3 will never cause saturation)
parameter
OUT_RSHIFT2
=
0
;
// overall right shift for the second (vertical) pass
parameter
DSP_B_WIDTH
=
18
;
// signed, output from sin/cos ROM
parameter
DSP_A_WIDTH
=
25
;
parameter
DSP_P_WIDTH
=
48
;
parameter
DEAD_CYCLES
=
14
;
// start next block immedaitely, or with longer pause
//parameter DCT_GAP = 16; // between runs
//parameter SAME_BITS=4; // (3) to match 24-bit widths
reg
RST
=
1
'b1;
reg CLK = 1'
b0
;
reg
[
PIXEL_WIDTH
-
1
:
0
]
tile_shift
[
0
:
258
]
;
// SuppressThisWarning VEditor : assigned in $readmem() system task
reg
[
PIXEL_WIDTH
-
1
:
0
]
tiles
[
0
:
1023
]
;
reg
[
SHIFT_WIDTH
-
1
:
0
]
shifts_x
[
0
:
3
]
;
reg
[
SHIFT_WIDTH
-
1
:
0
]
shifts_y
[
0
:
3
]
;
reg
[
3
:
0
]
bayer
[
0
:
3
]
;
reg
[
3
:
0
]
java_wnd_signs
[
0
:
255
]
;
// SuppressThisWarning VEditor : assigned in $readmem() system task
reg
[
7
:
0
]
java_fold_index
[
0
:
255
]
;
// SuppressThisWarning VEditor : assigned in $readmem() system task
reg
[
WND_WIDTH
-
1
:
0
]
java_tiles_wnd
[
0
:
255
]
;
// SuppressThisWarning VEditor : assigned in $readmem() system task
reg
[
DTT_IN_WIDTH
-
1
:
0
]
java_dtt_in0
[
0
:
255
]
;
// SuppressThisWarning VEditor : assigned in $readmem() system task
reg
[
WND_WIDTH
-
1
:
0
]
tiles_wnd
[
0
:
1023
]
;
// SuppressThisWarning VEditor : assigned in $readmem() system task
reg
[
DTT_IN_WIDTH
-
1
:
0
]
java_dtt_in
[
0
:
1023
]
;
// SuppressThisWarning VEditor : assigned in $readmem() system task
reg
[
DTT_IN_WIDTH
-
1
:
0
]
java_dtt_out0
[
0
:
255
]
;
// SuppressThisWarning VEditor : assigned in $readmem() system task
reg
[
DTT_IN_WIDTH
-
1
:
0
]
java_dtt_out
[
0
:
1023
]
;
// SuppressThisWarning VEditor : assigned in $readmem() system task
reg
[
DTT_IN_WIDTH
-
1
:
0
]
java_dtt_rot0
[
0
:
255
]
;
// SuppressThisWarning VEditor : assigned in $readmem() system task
reg
[
DTT_IN_WIDTH
-
1
:
0
]
java_dtt_rot
[
0
:
1023
]
;
// SuppressThisWarning VEditor : assigned in $readmem() system task
integer
i
,
n
,
n_out
;
initial
begin
$readmemh
(
"input_data/clt_wnd_signs.dat"
,
java_wnd_signs
);
$readmemh
(
"input_data/clt_fold_index.dat"
,
java_fold_index
);
// $readmemh("input_data/tile_01.dat",tile_shift);
//============ tile 0
$readmemh
(
"input_data/clt_tile_00_2_x1489_y951.dat"
,
tile_shift
);
shifts_x
[
0
]
=
tile_shift
[
0
][
SHIFT_WIDTH
-
1
:
0
]
;
shifts_y
[
0
]
=
tile_shift
[
1
][
SHIFT_WIDTH
-
1
:
0
]
;
bayer
[
0
]
=
tile_shift
[
2
][
3
:
0
]
;
for
(
i
=
0
;
i
<
256
;
i
=
i
+
1
)
begin
tiles
[
'h000 + i] = tile_shift[i+3];
end
$
readmemh("input_data/clt_wnd_00_2_x1489_y951.dat",java_tiles_wnd);
for (i=0; i<256; i=i+1) begin
tiles_wnd['
h000
+
i
]
=
java_tiles_wnd
[
i
]
;
end
$readmemh
(
"input_data/clt_dtt_in_00_2_x1489_y951.dat"
,
java_dtt_in0
);
for
(
i
=
0
;
i
<
256
;
i
=
i
+
1
)
begin
java_dtt_in
[
'h000 + i] = java_dtt_in0[i];
end
$
readmemh("input_data/clt_dtt_out_00_2_x1489_y951.dat",java_dtt_out0);
for (i=0; i<256; i=i+1) begin
java_dtt_out['
h000
+
i
]
=
java_dtt_out0
[
i
]
;
end
$readmemh
(
"input_data/clt_dtt_rot_00_2_x1489_y951.dat"
,
java_dtt_rot0
);
for
(
i
=
0
;
i
<
256
;
i
=
i
+
1
)
begin
java_dtt_rot
[
'h000 + i] = java_dtt_rot0[i];
end
//============ tile 1
$
readmemh("input_data/clt_tile_01_2_x1489_y951.dat",tile_shift);
shifts_x[1] = tile_shift[0][SHIFT_WIDTH-1:0];
shifts_y[1] = tile_shift[1][SHIFT_WIDTH-1:0];
bayer[1] = tile_shift[2][3:0];
for (i=0; i<256; i=i+1) begin
tiles['
h100
+
i
]
=
tile_shift
[
i
+
3
]
;
end
$readmemh
(
"input_data/clt_wnd_01_2_x1489_y951.dat"
,
java_tiles_wnd
);
for
(
i
=
0
;
i
<
256
;
i
=
i
+
1
)
begin
tiles_wnd
[
'h100 + i] = java_tiles_wnd[i];
end
$
readmemh("input_data/clt_dtt_in_01_2_x1489_y951.dat",java_dtt_in0);
for (i=0; i<256; i=i+1) begin
java_dtt_in['
h100
+
i
]
=
java_dtt_in0
[
i
]
;
end
$readmemh
(
"input_data/clt_dtt_out_01_2_x1489_y951.dat"
,
java_dtt_out0
);
for
(
i
=
0
;
i
<
256
;
i
=
i
+
1
)
begin
java_dtt_out
[
'h100 + i] = java_dtt_out0[i];
end
$
readmemh("input_data/clt_dtt_rot_01_2_x1489_y951.dat",java_dtt_rot0);
for (i=0; i<256; i=i+1) begin
java_dtt_rot['
h100
+
i
]
=
java_dtt_rot0
[
i
]
;
end
//============ tile 2
$readmemh
(
"input_data/clt_tile_02_2_x1489_y951.dat"
,
tile_shift
);
shifts_x
[
2
]
=
tile_shift
[
0
][
SHIFT_WIDTH
-
1
:
0
]
;
shifts_y
[
2
]
=
tile_shift
[
1
][
SHIFT_WIDTH
-
1
:
0
]
;
bayer
[
2
]
=
tile_shift
[
2
][
3
:
0
]
;
for
(
i
=
0
;
i
<
256
;
i
=
i
+
1
)
begin
tiles
[
'h200 + i] = tile_shift[i+3];
end
$
readmemh("input_data/clt_wnd_02_2_x1489_y951.dat",java_tiles_wnd);
for (i=0; i<256; i=i+1) begin
tiles_wnd['
h200
+
i
]
=
java_tiles_wnd
[
i
]
;
end
$readmemh
(
"input_data/clt_dtt_in_02_2_x1489_y951.dat"
,
java_dtt_in0
);
for
(
i
=
0
;
i
<
256
;
i
=
i
+
1
)
begin
java_dtt_in
[
'h200 + i] = java_dtt_in0[i];
end
$
readmemh("input_data/clt_dtt_out_02_2_x1489_y951.dat",java_dtt_out0);
for (i=0; i<256; i=i+1) begin
java_dtt_out['
h200
+
i
]
=
java_dtt_out0
[
i
]
;
end
$readmemh
(
"input_data/clt_dtt_rot_02_2_x1489_y951.dat"
,
java_dtt_rot0
);
for
(
i
=
0
;
i
<
256
;
i
=
i
+
1
)
begin
java_dtt_rot
[
'h200 + i] = java_dtt_rot0[i];
end
//============ tile 3
$
readmemh("input_data/clt_tile_00_2_x1489_y951.dat",tile_shift);
shifts_x[3] = tile_shift[0][SHIFT_WIDTH-1:0];
shifts_y[3] = tile_shift[1][SHIFT_WIDTH-1:0];
bayer[3] = tile_shift[2][3:0];
for (i=0; i<256; i=i+1) begin
tiles['
h300
+
i
]
=
tile_shift
[
i
+
3
]
;
end
$readmemh
(
"input_data/clt_wnd_00_2_x1489_y951.dat"
,
java_tiles_wnd
);
for
(
i
=
0
;
i
<
256
;
i
=
i
+
1
)
begin
tiles_wnd
[
'h300 + i] = java_tiles_wnd[i];
end
$
readmemh("input_data/clt_dtt_in_00_2_x1489_y951.dat",java_dtt_in0);
for (i=0; i<256; i=i+1) begin
java_dtt_in['
h300
+
i
]
=
java_dtt_in0
[
i
]
;
end
$readmemh
(
"input_data/clt_dtt_out_00_2_x1489_y951.dat"
,
java_dtt_out0
);
for
(
i
=
0
;
i
<
256
;
i
=
i
+
1
)
begin
java_dtt_out
[
'h300 + i] = java_dtt_out0[i];
end
$
readmemh("input_data/clt_dtt_rot_00_2_x1489_y951.dat",java_dtt_rot0);
for (i=0; i<256; i=i+1) begin
java_dtt_rot['
h300
+
i
]
=
java_dtt_rot0
[
i
]
;
end
for
(
n
=
0
;
n
<
4
;
n
=
n
+
1
)
begin
$display
(
"Tile %d: shift x = %h, shift_y = %h, bayer = %h"
,
0
,
shifts_x
[
n
]
,
shifts_y
[
n
]
,
bayer
[
n
]
);
for
(
i
=
256
*
n
;
i
<
256
*
(
n
+
1
);
i
=
i
+
16
)
begin
$display
(
"%h, %h, %h, %h, %h, %h, %h, %h, %h, %h, %h, %h, %h, %h, %h, %h"
,
tiles
[
i
+
0
]
,
tiles
[
i
+
1
]
,
tiles
[
i
+
2
]
,
tiles
[
i
+
3
]
,
tiles
[
i
+
4
]
,
tiles
[
i
+
5
]
,
tiles
[
i
+
6
]
,
tiles
[
i
+
7
]
,
tiles
[
i
+
8
]
,
tiles
[
i
+
9
]
,
tiles
[
i
+
10
]
,
tiles
[
i
+
11
]
,
tiles
[
i
+
12
]
,
tiles
[
i
+
13
]
,
tiles
[
i
+
14
]
,
tiles
[
i
+
15
]
);
end
$display
(
""
);
end
end
reg
start
;
reg
[
SHIFT_WIDTH
-
1
:
0
]
x_shft
;
reg
[
SHIFT_WIDTH
-
1
:
0
]
y_shft
;
reg
[
3
:
0
]
bayer_r
;
reg
[
1
:
0
]
page_in
;
wire
pre_busy_w
;
wire
pre_busy
;
reg
LATE
=
0
;
wire
mpixel_re
;
wire
mpixel_page
;
reg
mpixel_reg
;
reg
mpixel_valid
;
wire
[
7
:
0
]
mpixel_a
;
reg
[
PIXEL_WIDTH
-
1
:
0
]
pixel_r
;
reg
[
PIXEL_WIDTH
-
1
:
0
]
pixel_r2
;
wire
[
PIXEL_WIDTH
-
1
:
0
]
mpixel_d
=
mpixel_valid
?
pixel_r2
:
{
PIXEL_WIDTH
{
1
'bz}};
wire pre_last_in; // SuppressThisWarning VEditor - output only
wire pre_first_out; // SuppressThisWarning VEditor - output only
wire pre_last_out; // SuppressThisWarning VEditor - output only
wire [7:0] out_addr; // SuppressThisWarning VEditor - output only
wire dv; // SuppressThisWarning VEditor - output only
wire [OUT_WIDTH-1:0] dout; // SuppressThisWarning VEditor - output only
assign #(1) pre_busy = pre_busy_w;
always #(CLK_PERIOD/2) CLK = ~CLK;
initial begin
$
dumpfile(fstname);
$
dumpvars(0,mclt_test_03); // SuppressThisWarning VEditor
#100;
start = 0;
page_in = 0;
LATE = 0;
RST = 0;
#100;
repeat (10) @(posedge CLK);
// #1;
for (n = 0; n < 4; n = n+1) begin
if (n>2) LATE = 1;
while (pre_busy || LATE) begin
if (!pre_busy) LATE = 0;
@(posedge CLK);
#1;
end
start = 1;
x_shft = shifts_x[n];
y_shft = shifts_y[n];
bayer_r = bayer[n];
@(posedge CLK);
#1;
start = 0;
x_shft = '
bz
;
y_shft
=
'bz;
bayer_r = '
bz
;
@(
posedge
CLK
);
// #1;
end
// emergency finish
repeat
(
1024
)
@(
posedge
CLK
);
$finish
;
//pre_last_out
end
always
@
(
posedge
CLK
)
if
(!
RST
)
begin
mpixel_reg
<
=
mpixel_re
;
mpixel_valid
<
=
mpixel_reg
;
if
(
mpixel_re
)
pixel_r
<
=
tiles
[{
page_in
,
mpixel_a
}]
;
if
(
mpixel_reg
)
pixel_r2
<
=
pixel_r
;
if
(
mpixel_page
)
page_in
<
=
page_in
+
1
;
if
(
pre_last_out
)
n_out
<
=
n_out
+
1
;
end
initial
begin
n_out
=
0
;
while
(
n_out
<
4
)
@(
posedge
CLK
);
repeat
(
32
)
@(
posedge
CLK
);
$finish
;
end
integer
n1
,
cntr1
,
diff1
;
// SuppressThisWarning VEditor : assigned in $readmem() system task
wire
[
7
:
0
]
mpix_a_w
=
mclt16x16_i
.
mpix_a_w
;
wire
[
7
:
0
]
java_fi_w
=
java_fold_index
[
cntr1
]
;
initial
begin
while
(
RST
)
@(
negedge
CLK
);
for
(
n1
=
0
;
n1
<
4
;
n1
=
n1
+
1
)
begin
while
(
mclt16x16_i
.
in_cntr
!
=
2
)
begin
@(
negedge
CLK
);
end
for
(
cntr1
=
0
;
cntr1
<
256
;
cntr1
=
cntr1
+
1
)
begin
diff1
=
mpix_a_w
-
java_fi_w
;
// java_fold_index[cntr1];
@(
negedge
CLK
);
end
end
end
integer
n2
,
cntr2
,
diff2
,
diff2a
;
// SuppressThisWarning VEditor : assigned in $readmem() system task
wire
[
WND_WIDTH
-
1
:
0
]
window_r
=
mclt16x16_i
.
window_r
;
// reg [7:0] java_fi_r;
wire
[
WND_WIDTH
-
1
:
0
]
java_window_w
=
tiles_wnd
[
n2
*
256
+
cntr2
]
;
// java_tiles_wnd[cntr2];
initial
begin
while
(
RST
)
@(
negedge
CLK
);
for
(
n2
=
0
;
n2
<
4
;
n2
=
n2
+
1
)
begin
while
(
mclt16x16_i
.
in_cntr
!
=
9
)
begin
@(
negedge
CLK
);
end
for
(
cntr2
=
0
;
cntr2
<
256
;
cntr2
=
cntr2
+
1
)
begin
diff2
=
window_r
-
java_window_w
;
if
(
n2
<
1
)
diff2a
=
window_r
-
java_window_w
;
// TEMPORARY, while no other data
@(
negedge
CLK
);
end
end
end
//Compare window signs
integer
n3
,
cntr3
,
diff3
;
// SuppressThisWarning VEditor : assigned in $readmem() system task
wire
[
3
:
0
]
mpix_sgn_w
=
mclt16x16_i
.
mpix_sgn_w
;
// SuppressThisWarning VEditor : assigned in $readmem() system task
wire
[
3
:
0
]
java_sgn_w
=
{
//java_wnd_signs[java_fold_index[cntr3]]; // SuppressThisWarning VEditor : assigned in $readmem() system task
java_wnd_signs
[{
2
'b11,cntr3[7:2]}][cntr3[1:0]],
java_wnd_signs[{2'
b10
,
cntr3
[
7
:
2
]}][
cntr3
[
1
:
0
]]
,
java_wnd_signs
[{
2
'b01,cntr3[7:2]}][cntr3[1:0]],
java_wnd_signs[{2'
b00
,
cntr3
[
7
:
2
]}][
cntr3
[
1
:
0
]]
}
;
initial
begin
while
(
RST
)
@(
negedge
CLK
);
for
(
n3
=
0
;
n3
<
4
;
n3
=
n3
+
1
)
begin
while
(
mclt16x16_i
.
in_cntr
!
=
2
)
begin
@(
negedge
CLK
);
end
for
(
cntr3
=
0
;
cntr3
<
256
;
cntr3
=
cntr3
+
1
)
begin
#1;
diff3
=
mpix_sgn_w
-
java_sgn_w
;
// java_fold_index[cntr1];
@(
negedge
CLK
);
end
end
end
//Compare DTT inputs
integer
n4
,
cntr4
,
diff4
,
diff4a
;
// SuppressThisWarning VEditor : assigned in $readmem() system task
wire
[
DTT_IN_WIDTH
-
1
:
0
]
data_dtt_in
=
mclt16x16_i
.
data_dtt_in
;
wire
[
DTT_IN_WIDTH
-
1
:
0
]
java_data_dtt_in
=
java_dtt_in
[{
n4
[
1
:
0
]
,
cntr4
[
1
:
0
]
,
cntr4
[
7
:
2
]}]
;
// java_dtt_in0[{cntr4[1:0],cntr4[7:2]}]
initial
begin
while
(
RST
)
@(
negedge
CLK
);
for
(
n4
=
0
;
n4
<
4
;
n4
=
n4
+
1
)
begin
while
(
mclt16x16_i
.
in_cntr
!
=
16
)
begin
@(
negedge
CLK
);
end
for
(
cntr4
=
0
;
cntr4
<
256
;
cntr4
=
cntr4
+
1
)
begin
#1;
diff4
=
data_dtt_in
-
java_data_dtt_in
;
if
(
n4
<
1
)
diff4a
=
data_dtt_in
-
java_data_dtt_in
;
// TEMPORARY, while no other data
@(
negedge
CLK
);
end
end
end
integer
n5
,
cntr5
,
diff5
,
diff5a
;
// SuppressThisWarning VEditor : assigned in $readmem() system task
wire
[
DTT_IN_WIDTH
-
1
:
0
]
dtt_r_data
=
mclt16x16_i
.
dtt_r_data
;
wire
[
DTT_IN_WIDTH
-
1
:
0
]
java_dtt_r_data
=
java_dtt_in
[{
n5
[
1
:
0
]
,
cntr5
[
7
:
0
]}]
;
// java_dtt_in0[cntr5[7:0]];
wire
dtt_r_regen
=
mclt16x16_i
.
dtt_r_regen
;
reg
dtt_r_dv
;
// SuppressThisWarning VEditor just for simulation
always
@
(
posedge
CLK
)
begin
if
(
RST
)
dtt_r_dv
<
=
0
;
else
dtt_r_dv
<
=
dtt_r_regen
;
end
initial
begin
while
(
RST
)
@(
negedge
CLK
);
for
(
n5
=
0
;
n5
<
4
;
n5
=
n5
+
1
)
begin
while
((!
dtt_r_dv
)
||
(
mclt16x16_i
.
dtt_r_cntr
[
7
:
0
]
!
=
2
))
begin
@(
negedge
CLK
);
end
for
(
cntr5
=
0
;
cntr5
<
256
;
cntr5
=
cntr5
+
1
)
begin
#1;
diff5
=
dtt_r_data
-
java_dtt_r_data
;
if
(
n5
<
1
)
diff5a
=
dtt_r_data
-
java_dtt_r_data
;
// TEMPORARY, while no other data
@(
negedge
CLK
);
end
end
end
integer
n6
,
cntr6
,
diff6
,
diff6a
;
// SuppressThisWarning VEditor : assigned in $readmem() system task
wire
[
DTT_IN_WIDTH
-
1
:
0
]
data_dtt_out
=
mclt16x16_i
.
dtt_rd_data
;
// wire [DTT_IN_WIDTH-1:0] java_data_dtt_out = java_dtt_out0[{cntr6[1:0],cntr6[7:2]}]; // java_dtt_in[n2 * 256 + cntr2];
wire
[
DTT_IN_WIDTH
-
1
:
0
]
java_data_dtt_out
=
java_dtt_out
[{
n6
[
1
:
0
]
,
cntr6
[
0
]
,
cntr6
[
1
]
,
cntr6
[
7
:
2
]}]
;
//java_dtt_out0[{cntr6[0],cntr6[1],cntr6[7:2]}];
initial
begin
while
(
RST
)
@(
negedge
CLK
);
for
(
n6
=
0
;
n6
<
4
;
n6
=
n6
+
1
)
begin
while
((!
mclt16x16_i
.
dtt_rd_regen_dv
[
2
]
)
||
(
mclt16x16_i
.
dtt_rd_cntr
[
7
:
0
]
!
=
2
))
begin
@(
negedge
CLK
);
end
for
(
cntr6
=
0
;
cntr6
<
256
;
cntr6
=
cntr6
+
1
)
begin
#1;
diff6
=
data_dtt_out
-
java_data_dtt_out
;
if
(
n6
<
1
)
diff6a
=
data_dtt_out
-
java_data_dtt_out
;
// TEMPORARY, while no other data
@(
negedge
CLK
);
end
end
end
reg
FIRST_OUT
;
always
@(
posedge
CLK
)
FIRST_OUT
<
=
mclt16x16_i
.
pre_first_out
;
integer
n7
,
cntr7
,
diff7
,
diff7a
;
// SuppressThisWarning VEditor : assigned in $readmem() system task
wire
[
OUT_WIDTH
-
1
:
0
]
java_data_dtt_rot
=
java_dtt_rot
[{
n7
[
1
:
0
]
,
cntr7
[
1
]
,
cntr7
[
0
]
,
cntr7
[
7
:
2
]}]
;
//java_dtt_rot0[{cntr7[1],cntr7[0],cntr7[7:2]}];
initial
begin
while
(
RST
)
@(
negedge
CLK
);
for
(
n7
=
0
;
n7
<
4
;
n7
=
n7
+
1
)
begin
while
(!
FIRST_OUT
)
begin
@(
negedge
CLK
);
end
for
(
cntr7
=
0
;
cntr7
<
256
;
cntr7
=
cntr7
+
1
)
begin
#1;
diff7
=
dout
-
java_data_dtt_rot
;
if
(
n7
<
1
)
diff7a
=
dout
-
java_data_dtt_rot
;
// TEMPORARY, while no other data
@(
negedge
CLK
);
end
end
end
mclt16x16
#(
.
SHIFT_WIDTH
(
SHIFT_WIDTH
),
.
COORD_WIDTH
(
COORD_WIDTH
),
.
PIXEL_WIDTH
(
PIXEL_WIDTH
),
.
WND_WIDTH
(
WND_WIDTH
),
.
OUT_WIDTH
(
OUT_WIDTH
),
.
DTT_IN_WIDTH
(
DTT_IN_WIDTH
),
.
TRANSPOSE_WIDTH
(
TRANSPOSE_WIDTH
),
.
OUT_RSHIFT
(
OUT_RSHIFT
),
.
OUT_RSHIFT2
(
OUT_RSHIFT2
),
.
DSP_B_WIDTH
(
DSP_B_WIDTH
),
.
DSP_A_WIDTH
(
DSP_A_WIDTH
),
.
DSP_P_WIDTH
(
DSP_P_WIDTH
),
.
DEAD_CYCLES
(
DEAD_CYCLES
)
)
mclt16x16_i
(
.
clk
(
CLK
),
// input
.
rst
(
RST
),
// input
.
start
(
start
),
// input
.
x_shft
(
x_shft
),
// input[6:0]
.
y_shft
(
y_shft
),
// input[6:0]
.
bayer
(
bayer_r
),
// input[3:0]
.
mpixel_re
(
mpixel_re
),
// output
.
mpixel_page
(
mpixel_page
),
// output //!< increment pixel page after this
.
mpixel_a
(
mpixel_a
),
// output[7:0]
.
mpixel_d
(
mpixel_d
),
// input[15:0]
.
pre_busy
(
pre_busy_w
),
// output
.
pre_last_in
(
pre_last_in
),
// output reg
.
pre_first_out
(
pre_first_out
),
// output
.
pre_last_out
(
pre_last_out
),
// output
.
out_addr
(
out_addr
),
// output[7:0]
.
dv
(
dv
),
// output
.
dout
(
dout
)
// output[24:0] signed
);
localparam
PIX_ADDR_WIDTH
=
9
;
localparam
ADDR_DLY
=
2
;
reg
[
1
:
0
]
TILE_SIZE
=
3
;
// 22;
reg
INV_CHECKER
=
0
;
reg
[
7
:
0
]
TOP_LEFT
=
69
;
// center
reg
[
1
:
0
]
VALID_ROWS
=
3
;
// for green component
reg
[
6
:
0
]
CLT_SHIFT_X
=
'h62; // shift_x, 7 bits
reg [6:0] CLT_SHIFT_Y = '
h0a
;
// shift_y, 7 bits
wire
[
8
:
0
]
PIX_ADDR9
;
wire
PIX_RE
;
wire
PIX_PAGE
;
// copy page address // SuppressThisWarning VEditor - not yet used
wire
[
PIXEL_WIDTH
-
1
:
0
]
PIX_D
=
PIX_VALID
?
PIX_R2
:
{
PIXEL_WIDTH
{
1
'bz}};
reg [PIXEL_WIDTH-1 : 0] PIX_R;
reg [PIXEL_WIDTH-1 : 0] PIX_R2;
reg PIX_REG;
reg PIX_VALID;
reg [PIXEL_WIDTH-1 : 0] bayer_tiles[0:1023]; // SuppressThisWarning VEditor : assigned in
$
readmem() system task
always @ (posedge CLK) if (!RST) begin
PIX_REG <= PIX_RE;
PIX_VALID <= PIX_REG;
if (PIX_RE) PIX_R <= bayer_tiles[{1'
b0
,
PIX_ADDR9
}
];
if
(
PIX_REG
)
PIX_R2
<
=
PIX_R
;
end
initial
begin
$readmemh
(
"input_data/clt_tile22_x1489_y951.dat"
,
bayer_tiles
);
end
mclt16x16_bayer
#(
.
SHIFT_WIDTH
(
SHIFT_WIDTH
),
.
PIX_ADDR_WIDTH
(
PIX_ADDR_WIDTH
),
.
COORD_WIDTH
(
COORD_WIDTH
),
.
PIXEL_WIDTH
(
PIXEL_WIDTH
),
.
WND_WIDTH
(
WND_WIDTH
),
.
OUT_WIDTH
(
OUT_WIDTH
),
.
DTT_IN_WIDTH
(
DTT_IN_WIDTH
),
.
TRANSPOSE_WIDTH
(
TRANSPOSE_WIDTH
),
.
OUT_RSHIFT
(
OUT_RSHIFT
),
.
OUT_RSHIFT2
(
OUT_RSHIFT2
),
.
DSP_B_WIDTH
(
DSP_B_WIDTH
),
.
DSP_A_WIDTH
(
DSP_A_WIDTH
),
.
DSP_P_WIDTH
(
DSP_P_WIDTH
),
.
DEAD_CYCLES
(
DEAD_CYCLES
)
)
mclt_bayer_fold_i
(
.
clk
(
CLK
),
// input
.
rst
(
RST
),
// input
.
start
(
start
),
// input
.
tile_size
(
TILE_SIZE
),
// input[1:0]
.
inv_checker
(
INV_CHECKER
),
// input
.
top_left
(
TOP_LEFT
),
// input[7:0]
.
valid_rows
(
VALID_ROWS
),
// input[1:0]
.
x_shft
(
CLT_SHIFT_X
),
// input[6:0]
.
y_shft
(
CLT_SHIFT_Y
),
// input[6:0]
.
pix_addr
(
PIX_ADDR9
),
// output[8:0]
.
pix_re
(
PIX_RE
),
// output
.
pix_page
(
PIX_PAGE
),
// output
.
pix_d
(
PIX_D
)
// input[15:0]
);
endmodule
mclt_test_03.sav
0 → 100644
View file @
060ba228
[*]
[*] GTKWave Analyzer v3.3.78 (w)1999-2016 BSI
[*] Sun Dec 24 18:15:09 2017
[*]
[dumpfile] "/home/eyesis/nc393/elphel393/fpga-elphel/x393_branch_dct/simulation/mclt_test_03-20171224110948170.fst"
[dumpfile_mtime] "Sun Dec 24 18:09:53 2017"
[dumpfile_size] 1509130
[savefile] "/home/eyesis/nc393/elphel393/fpga-elphel/x393_branch_dct/mclt_test_03.sav"
[timestart] 1522000
[size] 1814 1171
[pos] 1920 0
*-19.476400 3647300 355000 2885000 325000 7455000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] mclt_test_03.
[treeopen] mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass1_0_i.
[treeopen] mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass2_0_i.
[treeopen] mclt_test_03.mclt16x16_i.mclt_wnd_i.
[treeopen] mclt_test_03.mclt16x16_i.mclt_wnd_i.i_wnd_rom.
[treeopen] mclt_test_03.mclt16x16_i.mclt_wnd_i.mclt_full_shift_x_i.
[treeopen] mclt_test_03.mclt16x16_i.phase_rotator_i.
[treeopen] mclt_test_03.mclt16x16_i.phase_rotator_i.dsp_2_i.
[treeopen] mclt_test_03.mclt16x16_i.phase_rotator_i.dsp_2_i.DSP48E1_i.
[treeopen] mclt_test_03.mclt_bayer_fold_i.
[treeopen] mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.
[treeopen] mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.dsp_fold_cc_i.
[treeopen] mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.dsp_fold_cc_i.DSP48E1_i.
[treeopen] mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.dsp_fold_cs_i.
[treeopen] mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.
[treeopen] mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.mclt_wnd_i.
[treeopen] mclt_test_03.mclt_bayer_fold_i.phase_rotator0_i.
[treeopen] mclt_test_03.mclt_bayer_fold_i.phase_rotator1_i.
[sst_width] 280
[signals_width] 319
[sst_expanded] 1
[sst_vpaned_height] 343
@c00200
-top
@28
mclt_test_03.RST
mclt_test_03.CLK
mclt_test_03.pre_busy
mclt_test_03.start
@22
mclt_test_03.x_shft[6:0]
mclt_test_03.y_shft[6:0]
mclt_test_03.bayer_r[3:0]
@28
mclt_test_03.mpixel_re
mclt_test_03.mpixel_page
@22
mclt_test_03.page_in[1:0]
mclt_test_03.mpixel_a[7:0]
mclt_test_03.mpixel_d[15:0]
@28
mclt_test_03.pre_last_in
mclt_test_03.pre_first_out
@8022
mclt_test_03.out_addr[7:0]
@28
mclt_test_03.dv
@22
mclt_test_03.dout[24:0]
@28
mclt_test_03.pre_last_out
@420
mclt_test_03.n1
mclt_test_03.cntr1
@22
mclt_test_03.mpix_a_w[7:0]
mclt_test_03.java_fi_w[7:0]
@420
[color] 2
mclt_test_03.diff1
mclt_test_03.n2
mclt_test_03.cntr2
@22
[color] 6
mclt_test_03.window_r[17:0]
mclt_test_03.java_window_w[17:0]
@8420
[color] 6
mclt_test_03.window_r[17:0]
mclt_test_03.java_window_w[17:0]
@420
mclt_test_03.diff2
@8420
mclt_test_03.diff2
@420
mclt_test_03.diff2a
@8420
[color] 2
mclt_test_03.diff2a
@420
mclt_test_03.n3
mclt_test_03.cntr3
@22
mclt_test_03.mpix_sgn_w[3:0]
@c00022
mclt_test_03.java_sgn_w[3:0]
@28
(0)mclt_test_03.java_sgn_w[3:0]
(1)mclt_test_03.java_sgn_w[3:0]
(2)mclt_test_03.java_sgn_w[3:0]
(3)mclt_test_03.java_sgn_w[3:0]
@1401200
-group_end
@420
[color] 2
mclt_test_03.diff3
mclt_test_03.n4
@c00024
[color] 3
mclt_test_03.cntr4
@28
[color] 3
(0)mclt_test_03.cntr4
[color] 3
(1)mclt_test_03.cntr4
[color] 3
(2)mclt_test_03.cntr4
[color] 3
(3)mclt_test_03.cntr4
[color] 3
(4)mclt_test_03.cntr4
[color] 3
(5)mclt_test_03.cntr4
[color] 3
(6)mclt_test_03.cntr4
[color] 3
(7)mclt_test_03.cntr4
[color] 3
(8)mclt_test_03.cntr4
[color] 3
(9)mclt_test_03.cntr4
[color] 3
(10)mclt_test_03.cntr4
[color] 3
(11)mclt_test_03.cntr4
[color] 3
(12)mclt_test_03.cntr4
[color] 3
(13)mclt_test_03.cntr4
[color] 3
(14)mclt_test_03.cntr4
[color] 3
(15)mclt_test_03.cntr4
[color] 3
(16)mclt_test_03.cntr4
[color] 3
(17)mclt_test_03.cntr4
[color] 3
(18)mclt_test_03.cntr4
[color] 3
(19)mclt_test_03.cntr4
[color] 3
(20)mclt_test_03.cntr4
[color] 3
(21)mclt_test_03.cntr4
[color] 3
(22)mclt_test_03.cntr4
[color] 3
(23)mclt_test_03.cntr4
[color] 3
(24)mclt_test_03.cntr4
[color] 3
(25)mclt_test_03.cntr4
[color] 3
(26)mclt_test_03.cntr4
[color] 3
(27)mclt_test_03.cntr4
[color] 3
(28)mclt_test_03.cntr4
[color] 3
(29)mclt_test_03.cntr4
[color] 3
(30)mclt_test_03.cntr4
[color] 3
(31)mclt_test_03.cntr4
@1401200
-group_end
@22
[color] 6
mclt_test_03.data_dtt_in[24:0]
mclt_test_03.java_data_dtt_in[24:0]
@8420
mclt_test_03.data_dtt_in[24:0]
mclt_test_03.java_data_dtt_in[24:0]
@420
mclt_test_03.diff4
@8420
mclt_test_03.diff4
@420
mclt_test_03.diff4a
@8420
mclt_test_03.diff4a
@c00022
mclt_test_03.mclt16x16_i.dtt_rd_cntr[8:0]
@28
(0)mclt_test_03.mclt16x16_i.dtt_rd_cntr[8:0]
(1)mclt_test_03.mclt16x16_i.dtt_rd_cntr[8:0]
(2)mclt_test_03.mclt16x16_i.dtt_rd_cntr[8:0]
(3)mclt_test_03.mclt16x16_i.dtt_rd_cntr[8:0]
(4)mclt_test_03.mclt16x16_i.dtt_rd_cntr[8:0]
(5)mclt_test_03.mclt16x16_i.dtt_rd_cntr[8:0]
(6)mclt_test_03.mclt16x16_i.dtt_rd_cntr[8:0]
(7)mclt_test_03.mclt16x16_i.dtt_rd_cntr[8:0]
(8)mclt_test_03.mclt16x16_i.dtt_rd_cntr[8:0]
@1401200
-group_end
@28
mclt_test_03.mclt16x16_i.dtt_start
@420
mclt_test_03.n5
mclt_test_03.cntr5
@22
mclt_test_03.dtt_r_data[24:0]
mclt_test_03.java_dtt_r_data[24:0]
@8420
mclt_test_03.dtt_r_data[24:0]
mclt_test_03.java_dtt_r_data[24:0]
mclt_test_03.diff5
mclt_test_03.diff5a
@420
mclt_test_03.n6
mclt_test_03.cntr6
@22
mclt_test_03.data_dtt_out[24:0]
mclt_test_03.java_data_dtt_out[24:0]
@8420
mclt_test_03.data_dtt_out[24:0]
mclt_test_03.java_data_dtt_out[24:0]
mclt_test_03.diff6
mclt_test_03.diff6a
@420
mclt_test_03.n7
mclt_test_03.cntr7
@22
mclt_test_03.dout[24:0]
mclt_test_03.java_data_dtt_rot[24:0]
@8420
mclt_test_03.dout[24:0]
mclt_test_03.java_data_dtt_rot[24:0]
mclt_test_03.diff7
mclt_test_03.diff7a
@1401200
-top
@c00200
-mclt_mono
@28
mclt_test_03.mclt16x16_i.start
mclt_test_03.mclt16x16_i.var_last
mclt_test_03.mclt16x16_i.var_first_r
@22
mclt_test_03.mclt16x16_i.dtt_in_cntr[7:0]
@200
-
@c00200
-mclt_wnd_mul
@28
mclt_test_03.mclt16x16_i.mclt_wnd_i.en
@22
mclt_test_03.mclt16x16_i.mclt_wnd_i.x_shft[6:0]
mclt_test_03.mclt16x16_i.mclt_wnd_i.y_shft[6:0]
mclt_test_03.mclt16x16_i.mclt_wnd_i.x_in[3:0]
mclt_test_03.mclt16x16_i.mclt_wnd_i.y_in[3:0]
mclt_test_03.mclt16x16_i.mclt_wnd_i.x_full[9:0]
@28
mclt_test_03.mclt16x16_i.mclt_wnd_i.x_zero
@22
mclt_test_03.mclt16x16_i.mclt_wnd_i.y_full[9:0]
@28
mclt_test_03.mclt16x16_i.mclt_wnd_i.zero
@c00022
mclt_test_03.mclt16x16_i.mclt_wnd_i.regen[2:0]
@28
(0)mclt_test_03.mclt16x16_i.mclt_wnd_i.regen[2:0]
(1)mclt_test_03.mclt16x16_i.mclt_wnd_i.regen[2:0]
(2)mclt_test_03.mclt16x16_i.mclt_wnd_i.regen[2:0]
@1401200
-group_end
@c00022
mclt_test_03.mclt16x16_i.mclt_wnd_i.wnd_out_x[17:0]
@28
(0)mclt_test_03.mclt16x16_i.mclt_wnd_i.wnd_out_x[17:0]
(1)mclt_test_03.mclt16x16_i.mclt_wnd_i.wnd_out_x[17:0]
(2)mclt_test_03.mclt16x16_i.mclt_wnd_i.wnd_out_x[17:0]
(3)mclt_test_03.mclt16x16_i.mclt_wnd_i.wnd_out_x[17:0]
(4)mclt_test_03.mclt16x16_i.mclt_wnd_i.wnd_out_x[17:0]
(5)mclt_test_03.mclt16x16_i.mclt_wnd_i.wnd_out_x[17:0]
(6)mclt_test_03.mclt16x16_i.mclt_wnd_i.wnd_out_x[17:0]
(7)mclt_test_03.mclt16x16_i.mclt_wnd_i.wnd_out_x[17:0]
(8)mclt_test_03.mclt16x16_i.mclt_wnd_i.wnd_out_x[17:0]
(9)mclt_test_03.mclt16x16_i.mclt_wnd_i.wnd_out_x[17:0]
(10)mclt_test_03.mclt16x16_i.mclt_wnd_i.wnd_out_x[17:0]
(11)mclt_test_03.mclt16x16_i.mclt_wnd_i.wnd_out_x[17:0]
(12)mclt_test_03.mclt16x16_i.mclt_wnd_i.wnd_out_x[17:0]
(13)mclt_test_03.mclt16x16_i.mclt_wnd_i.wnd_out_x[17:0]
(14)mclt_test_03.mclt16x16_i.mclt_wnd_i.wnd_out_x[17:0]
(15)mclt_test_03.mclt16x16_i.mclt_wnd_i.wnd_out_x[17:0]
(16)mclt_test_03.mclt16x16_i.mclt_wnd_i.wnd_out_x[17:0]
(17)mclt_test_03.mclt16x16_i.mclt_wnd_i.wnd_out_x[17:0]
@1401200
-group_end
@22
mclt_test_03.mclt16x16_i.mclt_wnd_i.wnd_out_y[17:0]
mclt_test_03.mclt16x16_i.mclt_wnd_i.wnd_out[17:0]
@800200
-wnd_rom
@22
mclt_test_03.mclt16x16_i.mclt_wnd_i.i_wnd_rom.addr_a[9:0]
@28
mclt_test_03.mclt16x16_i.mclt_wnd_i.i_wnd_rom.en_a
mclt_test_03.mclt16x16_i.mclt_wnd_i.i_wnd_rom.regen_a
mclt_test_03.mclt16x16_i.mclt_wnd_i.i_wnd_rom.regrst_a
@22
mclt_test_03.mclt16x16_i.mclt_wnd_i.i_wnd_rom.data_out_a[17:0]
@28
mclt_test_03.mclt16x16_i.mclt_wnd_i.i_wnd_rom.regrst_b
@22
mclt_test_03.mclt16x16_i.mclt_wnd_i.i_wnd_rom.data_out_b[17:0]
mclt_test_03.mclt16x16_i.mclt_wnd_i.wnd_out_x_r[17:0]
mclt_test_03.mclt16x16_i.mclt_wnd_i.wnd_out_y_r[17:0]
mclt_test_03.mclt16x16_i.mclt_wnd_i.wnd_out_full[35:0]
mclt_test_03.mclt16x16_i.mclt_wnd_i.wnd_out_w[17:0]
mclt_test_03.mclt16x16_i.mclt_wnd_i.wnd_out_r[17:0]
@200
-
@1000200
-wnd_rom
@800200
-mclt_full_shift_x
@22
mclt_test_03.mclt16x16_i.mclt_wnd_i.mclt_full_shift_x_i.coord[3:0]
mclt_test_03.mclt16x16_i.mclt_wnd_i.mclt_full_shift_x_i.shift[6:0]
mclt_test_03.mclt16x16_i.mclt_wnd_i.mclt_full_shift_x_i.mod_coord_w[11:0]
mclt_test_03.mclt16x16_i.mclt_wnd_i.mclt_full_shift_x_i.mod_coord_r[11:0]
mclt_test_03.mclt16x16_i.mclt_wnd_i.mclt_full_shift_x_i.coord_out[9:0]
@28
mclt_test_03.mclt16x16_i.mclt_wnd_i.mclt_full_shift_x_i.zero
@200
-
@1000200
-mclt_full_shift_x
@800200
-mult_full_shift_y
@22
mclt_test_03.mclt16x16_i.mclt_wnd_i.mclt_full_shift_y_i.coord[3:0]
mclt_test_03.mclt16x16_i.mclt_wnd_i.mclt_full_shift_y_i.shift[6:0]
mclt_test_03.mclt16x16_i.mclt_wnd_i.mclt_full_shift_y_i.mod_coord_w[11:0]
mclt_test_03.mclt16x16_i.mclt_wnd_i.mclt_full_shift_y_i.mod_coord_r[11:0]
mclt_test_03.mclt16x16_i.mclt_wnd_i.mclt_full_shift_y_i.coord_out[9:0]
@28
mclt_test_03.mclt16x16_i.mclt_wnd_i.mclt_full_shift_y_i.zero
@200
-
@1000200
-mult_full_shift_y
@1401200
-mclt_wnd_mul
@c00200
-rotator
-main
@28
mclt_test_03.mclt16x16_i.start
@22
mclt_test_03.mclt16x16_i.x_shft[6:0]
mclt_test_03.mclt16x16_i.x_shft_r[6:0]
mclt_test_03.mclt16x16_i.x_shft_r2[6:0]
mclt_test_03.mclt16x16_i.x_shft_r3[6:0]
mclt_test_03.mclt16x16_i.y_shft[6:0]
mclt_test_03.mclt16x16_i.y_shft_r[6:0]
mclt_test_03.mclt16x16_i.y_shft_r2[6:0]
mclt_test_03.mclt16x16_i.y_shft_r3[6:0]
@28
mclt_test_03.mclt16x16_i.start_dtt
mclt_test_03.mclt16x16_i.dtt_start_first_fill
mclt_test_03.mclt16x16_i.dtt_start_out
mclt_test_03.mclt16x16_i.pre_first_out
mclt_test_03.mclt16x16_i.dv
@c00022
mclt_test_03.mclt16x16_i.dout[24:0]
@28
(0)mclt_test_03.mclt16x16_i.dout[24:0]
(1)mclt_test_03.mclt16x16_i.dout[24:0]
(2)mclt_test_03.mclt16x16_i.dout[24:0]
(3)mclt_test_03.mclt16x16_i.dout[24:0]
(4)mclt_test_03.mclt16x16_i.dout[24:0]
(5)mclt_test_03.mclt16x16_i.dout[24:0]
(6)mclt_test_03.mclt16x16_i.dout[24:0]
(7)mclt_test_03.mclt16x16_i.dout[24:0]
(8)mclt_test_03.mclt16x16_i.dout[24:0]
(9)mclt_test_03.mclt16x16_i.dout[24:0]
(10)mclt_test_03.mclt16x16_i.dout[24:0]
(11)mclt_test_03.mclt16x16_i.dout[24:0]
(12)mclt_test_03.mclt16x16_i.dout[24:0]
(13)mclt_test_03.mclt16x16_i.dout[24:0]
(14)mclt_test_03.mclt16x16_i.dout[24:0]
(15)mclt_test_03.mclt16x16_i.dout[24:0]
(16)mclt_test_03.mclt16x16_i.dout[24:0]
(17)mclt_test_03.mclt16x16_i.dout[24:0]
(18)mclt_test_03.mclt16x16_i.dout[24:0]
(19)mclt_test_03.mclt16x16_i.dout[24:0]
(20)mclt_test_03.mclt16x16_i.dout[24:0]
(21)mclt_test_03.mclt16x16_i.dout[24:0]
(22)mclt_test_03.mclt16x16_i.dout[24:0]
(23)mclt_test_03.mclt16x16_i.dout[24:0]
(24)mclt_test_03.mclt16x16_i.dout[24:0]
@1401200
-group_end
@c08420
mclt_test_03.mclt16x16_i.dout[24:0]
@28
(0)mclt_test_03.mclt16x16_i.dout[24:0]
(1)mclt_test_03.mclt16x16_i.dout[24:0]
(2)mclt_test_03.mclt16x16_i.dout[24:0]
(3)mclt_test_03.mclt16x16_i.dout[24:0]
(4)mclt_test_03.mclt16x16_i.dout[24:0]
(5)mclt_test_03.mclt16x16_i.dout[24:0]
(6)mclt_test_03.mclt16x16_i.dout[24:0]
(7)mclt_test_03.mclt16x16_i.dout[24:0]
(8)mclt_test_03.mclt16x16_i.dout[24:0]
(9)mclt_test_03.mclt16x16_i.dout[24:0]
(10)mclt_test_03.mclt16x16_i.dout[24:0]
(11)mclt_test_03.mclt16x16_i.dout[24:0]
(12)mclt_test_03.mclt16x16_i.dout[24:0]
(13)mclt_test_03.mclt16x16_i.dout[24:0]
(14)mclt_test_03.mclt16x16_i.dout[24:0]
(15)mclt_test_03.mclt16x16_i.dout[24:0]
(16)mclt_test_03.mclt16x16_i.dout[24:0]
(17)mclt_test_03.mclt16x16_i.dout[24:0]
(18)mclt_test_03.mclt16x16_i.dout[24:0]
(19)mclt_test_03.mclt16x16_i.dout[24:0]
(20)mclt_test_03.mclt16x16_i.dout[24:0]
(21)mclt_test_03.mclt16x16_i.dout[24:0]
(22)mclt_test_03.mclt16x16_i.dout[24:0]
(23)mclt_test_03.mclt16x16_i.dout[24:0]
(24)mclt_test_03.mclt16x16_i.dout[24:0]
@1401200
-group_end
-main
@28
mclt_test_03.mclt16x16_i.phase_rotator_i.start
@22
mclt_test_03.mclt16x16_i.phase_rotator_i.fd_din[24:0]
mclt_test_03.mclt16x16_i.phase_rotator_i.start_d[5:0]
mclt_test_03.mclt16x16_i.phase_rotator_i.shift_h[6:0]
mclt_test_03.mclt16x16_i.phase_rotator_i.shift_hr[6:0]
@28
mclt_test_03.mclt16x16_i.phase_rotator_i.run_h
@c00022
mclt_test_03.mclt16x16_i.phase_rotator_i.cntr_h[7:0]
@28
(0)mclt_test_03.mclt16x16_i.phase_rotator_i.cntr_h[7:0]
(1)mclt_test_03.mclt16x16_i.phase_rotator_i.cntr_h[7:0]
(2)mclt_test_03.mclt16x16_i.phase_rotator_i.cntr_h[7:0]
(3)mclt_test_03.mclt16x16_i.phase_rotator_i.cntr_h[7:0]
(4)mclt_test_03.mclt16x16_i.phase_rotator_i.cntr_h[7:0]
(5)mclt_test_03.mclt16x16_i.phase_rotator_i.cntr_h[7:0]
(6)mclt_test_03.mclt16x16_i.phase_rotator_i.cntr_h[7:0]
(7)mclt_test_03.mclt16x16_i.phase_rotator_i.cntr_h[7:0]
@1401200
-group_end
@22
mclt_test_03.mclt16x16_i.phase_rotator_i.shift_v[6:0]
mclt_test_03.mclt16x16_i.phase_rotator_i.shift_v0[6:0]
mclt_test_03.mclt16x16_i.phase_rotator_i.shift_vr[6:0]
@28
mclt_test_03.mclt16x16_i.phase_rotator_i.run_v
@22
mclt_test_03.mclt16x16_i.phase_rotator_i.cntr_v[7:0]
@28
mclt_test_03.mclt16x16_i.phase_rotator_i.run_hv
@22
mclt_test_03.mclt16x16_i.phase_rotator_i.rom_a[9:0]
@c00028
mclt_test_03.mclt16x16_i.phase_rotator_i.rom_re_regen[2:0]
@28
(0)mclt_test_03.mclt16x16_i.phase_rotator_i.rom_re_regen[2:0]
(1)mclt_test_03.mclt16x16_i.phase_rotator_i.rom_re_regen[2:0]
(2)mclt_test_03.mclt16x16_i.phase_rotator_i.rom_re_regen[2:0]
@1401200
-group_end
@28
mclt_test_03.mclt16x16_i.phase_rotator_i.rom_a_sin
@22
mclt_test_03.mclt16x16_i.phase_rotator_i.rom_a_shift[5:0]
mclt_test_03.mclt16x16_i.phase_rotator_i.rom_a_indx[2:0]
mclt_test_03.mclt16x16_i.phase_rotator_i.shift_hv[6:0]
mclt_test_03.mclt16x16_i.phase_rotator_i.shift_hr[6:0]
@28
mclt_test_03.mclt16x16_i.phase_rotator_i.mux_v
mclt_test_03.mclt16x16_i.phase_rotator_i.sign_cs_d
mclt_test_03.mclt16x16_i.phase_rotator_i.sign_cs_r[1:0]
@22
mclt_test_03.mclt16x16_i.phase_rotator_i.pout_1[47:0]
[color] 6
mclt_test_03.mclt16x16_i.phase_rotator_i.ain_34[24:0]
mclt_test_03.mclt16x16_i.phase_rotator_i.pout_2[47:0]
[color] 6
mclt_test_03.mclt16x16_i.phase_rotator_i.din_34[24:0]
mclt_test_03.mclt16x16_i.phase_rotator_i.pout_3[47:0]
mclt_test_03.mclt16x16_i.phase_rotator_i.pout_4[47:0]
@28
mclt_test_03.mclt16x16_i.phase_rotator_i.pre_first_out
mclt_test_03.mclt16x16_i.phase_rotator_i.fd_dv
@22
[color] 3
mclt_test_03.mclt16x16_i.phase_rotator_i.fd_out[24:0]
@28
mclt_test_03.mclt16x16_i.phase_rotator_i.pre_dv
@22
mclt_test_03.mclt16x16_i.phase_rotator_i.cntr_h[7:0]
@c00200
-dsps
@c00022
mclt_test_03.mclt16x16_i.phase_rotator_i.ph[16:0]
@28
(0)mclt_test_03.mclt16x16_i.phase_rotator_i.ph[16:0]
(1)mclt_test_03.mclt16x16_i.phase_rotator_i.ph[16:0]
(2)mclt_test_03.mclt16x16_i.phase_rotator_i.ph[16:0]
(3)mclt_test_03.mclt16x16_i.phase_rotator_i.ph[16:0]
(4)mclt_test_03.mclt16x16_i.phase_rotator_i.ph[16:0]
(5)mclt_test_03.mclt16x16_i.phase_rotator_i.ph[16:0]
(6)mclt_test_03.mclt16x16_i.phase_rotator_i.ph[16:0]
(7)mclt_test_03.mclt16x16_i.phase_rotator_i.ph[16:0]
(8)mclt_test_03.mclt16x16_i.phase_rotator_i.ph[16:0]
(9)mclt_test_03.mclt16x16_i.phase_rotator_i.ph[16:0]
(10)mclt_test_03.mclt16x16_i.phase_rotator_i.ph[16:0]
(11)mclt_test_03.mclt16x16_i.phase_rotator_i.ph[16:0]
(12)mclt_test_03.mclt16x16_i.phase_rotator_i.ph[16:0]
(13)mclt_test_03.mclt16x16_i.phase_rotator_i.ph[16:0]
(14)mclt_test_03.mclt16x16_i.phase_rotator_i.ph[16:0]
(15)mclt_test_03.mclt16x16_i.phase_rotator_i.ph[16:0]
(16)mclt_test_03.mclt16x16_i.phase_rotator_i.ph[16:0]
@1401200
-group_end
@28
mclt_test_03.mclt16x16_i.phase_rotator_i.cea1_1
mclt_test_03.mclt16x16_i.phase_rotator_i.cea2_1
mclt_test_03.mclt16x16_i.phase_rotator_i.sela_1
mclt_test_03.mclt16x16_i.phase_rotator_i.cead_1
@22
[color] 2
mclt_test_03.mclt16x16_i.phase_rotator_i.cos_sin_w[17:0]
@28
[color] 2
mclt_test_03.mclt16x16_i.phase_rotator_i.ceb1_1
[color] 2
mclt_test_03.mclt16x16_i.phase_rotator_i.ceb2_1
[color] 2
mclt_test_03.mclt16x16_i.phase_rotator_i.selb_1
(12)mclt_test_03.mclt16x16_i.phase_rotator_i.ph[16:0]
(11)mclt_test_03.mclt16x16_i.phase_rotator_i.ph[16:0]
mclt_test_03.mclt16x16_i.phase_rotator_i.negm_1
mclt_test_03.mclt16x16_i.phase_rotator_i.accum_1
@22
mclt_test_03.mclt16x16_i.phase_rotator_i.pout_1[47:0]
[color] 6
mclt_test_03.mclt16x16_i.phase_rotator_i.ain_34[24:0]
@28
mclt_test_03.mclt16x16_i.phase_rotator_i.cea1_2
mclt_test_03.mclt16x16_i.phase_rotator_i.cea2_2
mclt_test_03.mclt16x16_i.phase_rotator_i.sela_2
mclt_test_03.mclt16x16_i.phase_rotator_i.cead_2
@22
[color] 2
mclt_test_03.mclt16x16_i.phase_rotator_i.cos_sin_w[17:0]
@28
[color] 2
mclt_test_03.mclt16x16_i.phase_rotator_i.ceb1_2
[color] 2
mclt_test_03.mclt16x16_i.phase_rotator_i.ceb2_2
[color] 2
mclt_test_03.mclt16x16_i.phase_rotator_i.selb_2
mclt_test_03.mclt16x16_i.phase_rotator_i.negm_2
mclt_test_03.mclt16x16_i.phase_rotator_i.accum_2
@22
mclt_test_03.mclt16x16_i.phase_rotator_i.pout_2[47:0]
[color] 6
mclt_test_03.mclt16x16_i.phase_rotator_i.din_34[24:0]
@28
mclt_test_03.mclt16x16_i.phase_rotator_i.cea1_3
mclt_test_03.mclt16x16_i.phase_rotator_i.ced_3
mclt_test_03.mclt16x16_i.phase_rotator_i.cead_3
@22
[color] 3
mclt_test_03.mclt16x16_i.phase_rotator_i.cos_sin_w[17:0]
@28
[color] 3
mclt_test_03.mclt16x16_i.phase_rotator_i.ceb1_3
[color] 3
mclt_test_03.mclt16x16_i.phase_rotator_i.ceb2_3
[color] 3
mclt_test_03.mclt16x16_i.phase_rotator_i.selb_3
mclt_test_03.mclt16x16_i.phase_rotator_i.hv_sin
@22
mclt_test_03.mclt16x16_i.phase_rotator_i.shift_hv[6:0]
@800200
-mclt_test_03.mclt16x16_i.phase_rotator_i.sign_cs
@1001200
-group_end
@28
(6)mclt_test_03.mclt16x16_i.phase_rotator_i.ph[16:0]
(5)mclt_test_03.mclt16x16_i.phase_rotator_i.ph[16:0]
mclt_test_03.mclt16x16_i.phase_rotator_i.negm_3
mclt_test_03.mclt16x16_i.phase_rotator_i.accum_3
@22
mclt_test_03.mclt16x16_i.phase_rotator_i.pout_3[47:0]
@200
-
@28
mclt_test_03.mclt16x16_i.phase_rotator_i.cea1_4
mclt_test_03.mclt16x16_i.phase_rotator_i.ced_4
mclt_test_03.mclt16x16_i.phase_rotator_i.cead_4
@22
[color] 3
mclt_test_03.mclt16x16_i.phase_rotator_i.cos_sin_w[17:0]
@28
[color] 3
mclt_test_03.mclt16x16_i.phase_rotator_i.ceb1_4
[color] 3
mclt_test_03.mclt16x16_i.phase_rotator_i.ceb2_4
[color] 3
mclt_test_03.mclt16x16_i.phase_rotator_i.selb_4
mclt_test_03.mclt16x16_i.phase_rotator_i.negm_4
mclt_test_03.mclt16x16_i.phase_rotator_i.accum_4
@22
mclt_test_03.mclt16x16_i.phase_rotator_i.pout_4[47:0]
@c00200
-dsp2
@22
mclt_test_03.mclt16x16_i.phase_rotator_i.dsp_2_i.ain[24:0]
@28
mclt_test_03.mclt16x16_i.phase_rotator_i.dsp_2_i.cea1
mclt_test_03.mclt16x16_i.phase_rotator_i.dsp_2_i.cea2
mclt_test_03.mclt16x16_i.phase_rotator_i.dsp_2_i.sela
mclt_test_03.mclt16x16_i.phase_rotator_i.dsp_2_i.cead
mclt_test_03.mclt16x16_i.phase_rotator_i.dsp_2_i.neg_m
mclt_test_03.mclt16x16_i.phase_rotator_i.dsp_2_i.accum
mclt_test_03.mclt16x16_i.phase_rotator_i.dsp_2_i.selb
@800200
-dsp48
@22
mclt_test_03.mclt16x16_i.phase_rotator_i.dsp_2_i.DSP48E1_i.B[17:0]
mclt_test_03.mclt16x16_i.phase_rotator_i.dsp_2_i.DSP48E1_i.b_mult[17:0]
mclt_test_03.mclt16x16_i.phase_rotator_i.dsp_2_i.DSP48E1_i.qb_o_mux[17:0]
mclt_test_03.mclt16x16_i.phase_rotator_i.dsp_2_i.DSP48E1_i.qb_o_reg1[17:0]
mclt_test_03.mclt16x16_i.phase_rotator_i.dsp_2_i.DSP48E1_i.qb_o_reg2[17:0]
@200
-
@1000200
-dsp48
@1401200
-dsp2
-dsps
-rotator
@22
mclt_test_03.mclt16x16_i.out_addr[7:0]
@800200
-mclt16x16
@c00022
mclt_test_03.mclt16x16_i.in_busy[16:0]
@28
(0)mclt_test_03.mclt16x16_i.in_busy[16:0]
(1)mclt_test_03.mclt16x16_i.in_busy[16:0]
(2)mclt_test_03.mclt16x16_i.in_busy[16:0]
(3)mclt_test_03.mclt16x16_i.in_busy[16:0]
(4)mclt_test_03.mclt16x16_i.in_busy[16:0]
(5)mclt_test_03.mclt16x16_i.in_busy[16:0]
(6)mclt_test_03.mclt16x16_i.in_busy[16:0]
(7)mclt_test_03.mclt16x16_i.in_busy[16:0]
(8)mclt_test_03.mclt16x16_i.in_busy[16:0]
(9)mclt_test_03.mclt16x16_i.in_busy[16:0]
(10)mclt_test_03.mclt16x16_i.in_busy[16:0]
(11)mclt_test_03.mclt16x16_i.in_busy[16:0]
(12)mclt_test_03.mclt16x16_i.in_busy[16:0]
(13)mclt_test_03.mclt16x16_i.in_busy[16:0]
(14)mclt_test_03.mclt16x16_i.in_busy[16:0]
(15)mclt_test_03.mclt16x16_i.in_busy[16:0]
(16)mclt_test_03.mclt16x16_i.in_busy[16:0]
@1401200
-group_end
@c00022
[color] 3
mclt_test_03.mclt16x16_i.in_cntr[7:0]
@28
[color] 3
(0)mclt_test_03.mclt16x16_i.in_cntr[7:0]
[color] 3
(1)mclt_test_03.mclt16x16_i.in_cntr[7:0]
[color] 3
(2)mclt_test_03.mclt16x16_i.in_cntr[7:0]
[color] 3
(3)mclt_test_03.mclt16x16_i.in_cntr[7:0]
[color] 3
(4)mclt_test_03.mclt16x16_i.in_cntr[7:0]
[color] 3
(5)mclt_test_03.mclt16x16_i.in_cntr[7:0]
[color] 3
(6)mclt_test_03.mclt16x16_i.in_cntr[7:0]
[color] 3
(7)mclt_test_03.mclt16x16_i.in_cntr[7:0]
@1401200
-group_end
@22
mclt_test_03.mclt16x16_i.fold_rom_out[17:0]
mclt_test_03.mclt16x16_i.mpix_a_w[7:0]
@28
mclt_test_03.mclt16x16_i.mpix_use
@22
mclt_test_03.mclt16x16_i.window_w[17:0]
mclt_test_03.mclt16x16_i.window_r[17:0]
@28
mclt_test_03.mclt16x16_i.mpixel_re
@22
mclt_test_03.mclt16x16_i.mpixel_a[7:0]
mclt_test_03.mclt16x16_i.mpixel_d[15:0]
mclt_test_03.mclt16x16_i.mpixel_d_r[15:0]
mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
mclt_test_03.mclt16x16_i.pix_wnd_r2[24:0]
@28
mclt_test_03.mclt16x16_i.mpix_use_d
@22
mclt_test_03.mclt16x16_i.mpix_sgn_w[3:0]
mclt_test_03.mclt16x16_i.mpix_sgn_d[3:0]
mclt_test_03.mclt16x16_i.mpix_sgn_r[3:0]
@28
mclt_test_03.mclt16x16_i.pre_busy
mclt_test_03.mclt16x16_i.pre_busy_r
mclt_test_03.mclt16x16_i.pre_last_in_r
@22
mclt_test_03.mclt16x16_i.x_shft_r[6:0]
mclt_test_03.mclt16x16_i.x_shft_r2[6:0]
mclt_test_03.mclt16x16_i.y_shft_r[6:0]
mclt_test_03.mclt16x16_i.y_shft_r2[6:0]
@800200
-fold_rom
@8022
mclt_test_03.mclt16x16_i.i_mclt_fold_rom.addr_a[9:0]
@28
mclt_test_03.mclt16x16_i.i_mclt_fold_rom.en_a
mclt_test_03.mclt16x16_i.i_mclt_fold_rom.regen_a
@22
mclt_test_03.mclt16x16_i.i_mclt_fold_rom.data_out_a[17:0]
@200
-
@1000200
-fold_rom
@c08022
mclt_test_03.mclt16x16_i.window_r[17:0]
@28
(0)mclt_test_03.mclt16x16_i.window_r[17:0]
(1)mclt_test_03.mclt16x16_i.window_r[17:0]
(2)mclt_test_03.mclt16x16_i.window_r[17:0]
(3)mclt_test_03.mclt16x16_i.window_r[17:0]
(4)mclt_test_03.mclt16x16_i.window_r[17:0]
(5)mclt_test_03.mclt16x16_i.window_r[17:0]
(6)mclt_test_03.mclt16x16_i.window_r[17:0]
(7)mclt_test_03.mclt16x16_i.window_r[17:0]
(8)mclt_test_03.mclt16x16_i.window_r[17:0]
(9)mclt_test_03.mclt16x16_i.window_r[17:0]
(10)mclt_test_03.mclt16x16_i.window_r[17:0]
(11)mclt_test_03.mclt16x16_i.window_r[17:0]
(12)mclt_test_03.mclt16x16_i.window_r[17:0]
(13)mclt_test_03.mclt16x16_i.window_r[17:0]
(14)mclt_test_03.mclt16x16_i.window_r[17:0]
(15)mclt_test_03.mclt16x16_i.window_r[17:0]
(16)mclt_test_03.mclt16x16_i.window_r[17:0]
(17)mclt_test_03.mclt16x16_i.window_r[17:0]
@1401200
-group_end
@8022
mclt_test_03.mclt16x16_i.mpixel_d_r[15:0]
@c08420
mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
@28
(0)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(1)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(2)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(3)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(4)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(5)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(6)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(7)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(8)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(9)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(10)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(11)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(12)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(13)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(14)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(15)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(16)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(17)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(18)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(19)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(20)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(21)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(22)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(23)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(24)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(25)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(26)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(27)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(28)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(29)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(30)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(31)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(32)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(33)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
@1401200
-group_end
@8420
mclt_test_03.mclt16x16_i.pix_wnd_r2[24:0]
@c00022
mclt_test_03.mclt16x16_i.window_r[17:0]
@28
(0)mclt_test_03.mclt16x16_i.window_r[17:0]
(1)mclt_test_03.mclt16x16_i.window_r[17:0]
(2)mclt_test_03.mclt16x16_i.window_r[17:0]
(3)mclt_test_03.mclt16x16_i.window_r[17:0]
(4)mclt_test_03.mclt16x16_i.window_r[17:0]
(5)mclt_test_03.mclt16x16_i.window_r[17:0]
(6)mclt_test_03.mclt16x16_i.window_r[17:0]
(7)mclt_test_03.mclt16x16_i.window_r[17:0]
(8)mclt_test_03.mclt16x16_i.window_r[17:0]
(9)mclt_test_03.mclt16x16_i.window_r[17:0]
(10)mclt_test_03.mclt16x16_i.window_r[17:0]
(11)mclt_test_03.mclt16x16_i.window_r[17:0]
(12)mclt_test_03.mclt16x16_i.window_r[17:0]
(13)mclt_test_03.mclt16x16_i.window_r[17:0]
(14)mclt_test_03.mclt16x16_i.window_r[17:0]
(15)mclt_test_03.mclt16x16_i.window_r[17:0]
(16)mclt_test_03.mclt16x16_i.window_r[17:0]
(17)mclt_test_03.mclt16x16_i.window_r[17:0]
@1401200
-group_end
@22
mclt_test_03.mclt16x16_i.mpixel_d_r[15:0]
@c00022
mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
@28
(0)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(1)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(2)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(3)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(4)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(5)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(6)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(7)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(8)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(9)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(10)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(11)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(12)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(13)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(14)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(15)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(16)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(17)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(18)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(19)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(20)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(21)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(22)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(23)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(24)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(25)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(26)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(27)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(28)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(29)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(30)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(31)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(32)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
(33)mclt_test_03.mclt16x16_i.pix_wnd_r[33:0]
@1401200
-group_end
@22
mclt_test_03.mclt16x16_i.pix_wnd_r2[24:0]
@c00200
-mpix_
@28
mclt_test_03.mclt16x16_i.mpix_use
mclt_test_03.mclt16x16_i.mpix_use_d
@22
mclt_test_03.mclt16x16_i.mpix_sgn_w[3:0]
mclt_test_03.mclt16x16_i.mpix_sgn_d[3:0]
@28
mclt_test_03.mclt16x16_i.var_first_d
@1401200
-mpix_
@28
mclt_test_03.mclt16x16_i.mpix_use_r
@c00022
mclt_test_03.mclt16x16_i.mpix_sgn_r[3:0]
@28
(0)mclt_test_03.mclt16x16_i.mpix_sgn_r[3:0]
(1)mclt_test_03.mclt16x16_i.mpix_sgn_r[3:0]
(2)mclt_test_03.mclt16x16_i.mpix_sgn_r[3:0]
(3)mclt_test_03.mclt16x16_i.mpix_sgn_r[3:0]
@1401200
-group_end
@28
mclt_test_03.mclt16x16_i.var_last
@8420
[color] 2
mclt_test_03.mclt16x16_i.data_cc_r[24:0]
[color] 2
mclt_test_03.mclt16x16_i.data_sc_r[24:0]
[color] 2
mclt_test_03.mclt16x16_i.data_cs_r[24:0]
[color] 2
mclt_test_03.mclt16x16_i.data_ss_r[24:0]
mclt_test_03.mclt16x16_i.data_sc_w0[24:0]
mclt_test_03.mclt16x16_i.data_cs_w1[24:0]
mclt_test_03.mclt16x16_i.data_ss_w2[24:0]
@28
mclt_test_03.mclt16x16_i.var_first_r
@8022
mclt_test_03.mclt16x16_i.mode_mux[1:0]
@22
mclt_test_03.mclt16x16_i.data_dtt_in[24:0]
@8420
mclt_test_03.mclt16x16_i.data_dtt_in[24:0]
@28
mclt_test_03.mclt16x16_i.dtt_in_page
mclt_test_03.mclt16x16_i.start_dtt
mclt_test_03.mclt16x16_i.dtt_r_page
@22
mclt_test_03.mclt16x16_i.dtt_r_data_w[35:0]
@8420
mclt_test_03.mclt16x16_i.dtt_r_data[24:0]
@800200
-ddt_in_ram
@28
mclt_test_03.mclt16x16_i.ram18p_var_w_var_r_dtt_in_i.we
@22
mclt_test_03.mclt16x16_i.ram18p_var_w_var_r_dtt_in_i.waddr[8:0]
mclt_test_03.mclt16x16_i.ram18p_var_w_var_r_dtt_in_i.data_in[35:0]
mclt_test_03.mclt16x16_i.ram18p_var_w_var_r_dtt_in_i.raddr[8:0]
@28
mclt_test_03.mclt16x16_i.ram18p_var_w_var_r_dtt_in_i.ren
mclt_test_03.mclt16x16_i.ram18p_var_w_var_r_dtt_in_i.regen
@22
mclt_test_03.mclt16x16_i.ram18p_var_w_var_r_dtt_in_i.data_out[35:0]
@200
-
@1000200
-ddt_in_ram
@28
mclt_test_03.mclt16x16_i.dtt_r_re
@c00022
mclt_test_03.mclt16x16_i.dtt_r_cntr[7:0]
@28
(0)mclt_test_03.mclt16x16_i.dtt_r_cntr[7:0]
(1)mclt_test_03.mclt16x16_i.dtt_r_cntr[7:0]
(2)mclt_test_03.mclt16x16_i.dtt_r_cntr[7:0]
(3)mclt_test_03.mclt16x16_i.dtt_r_cntr[7:0]
(4)mclt_test_03.mclt16x16_i.dtt_r_cntr[7:0]
(5)mclt_test_03.mclt16x16_i.dtt_r_cntr[7:0]
(6)mclt_test_03.mclt16x16_i.dtt_r_cntr[7:0]
(7)mclt_test_03.mclt16x16_i.dtt_r_cntr[7:0]
@1401200
-group_end
@28
mclt_test_03.mclt16x16_i.dtt_start
mclt_test_03.mclt16x16_i.dtt_mode[1:0]
@22
mclt_test_03.mclt16x16_i.dtt_r_data[24:0]
@800200
-dtt_iv_8x8
@28
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.start
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dcth_start_0_w
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dcth_start_0_r
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dcth_start_1_w
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dcth_start_1_r
@22
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.mode[1:0]
@c00022
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.xin[24:0]
@28
(0)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.xin[24:0]
(1)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.xin[24:0]
(2)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.xin[24:0]
(3)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.xin[24:0]
(4)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.xin[24:0]
(5)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.xin[24:0]
(6)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.xin[24:0]
(7)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.xin[24:0]
(8)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.xin[24:0]
(9)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.xin[24:0]
(10)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.xin[24:0]
(11)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.xin[24:0]
(12)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.xin[24:0]
(13)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.xin[24:0]
(14)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.xin[24:0]
(15)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.xin[24:0]
(16)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.xin[24:0]
(17)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.xin[24:0]
(18)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.xin[24:0]
(19)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.xin[24:0]
(20)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.xin[24:0]
(21)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.xin[24:0]
(22)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.xin[24:0]
(23)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.xin[24:0]
(24)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.xin[24:0]
@1401200
-group_end
@22
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.x_wa[5:0]
@c00022
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dcth_phin[6:0]
@28
(0)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dcth_phin[6:0]
(1)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dcth_phin[6:0]
(2)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dcth_phin[6:0]
(3)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dcth_phin[6:0]
(4)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dcth_phin[6:0]
(5)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dcth_phin[6:0]
(6)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dcth_phin[6:0]
@1401200
-group_end
@28
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.x_ra0h
@22
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.x_ra0[2:0]
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.x_ra1[2:0]
@28
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.x_ra1h
@22
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.transpose_wa[7:0]
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.transpose_di[24:0]
@28
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.transpose_out_start
@22
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.transpose_rcntr[6:0]
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.transpose_ra[7:0]
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.transpose_out[24:0]
@28
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.out_we
@c00022
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.out_wa[3:0]
@28
(0)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.out_wa[3:0]
(1)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.out_wa[3:0]
(2)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.out_wa[3:0]
(3)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.out_wa[3:0]
@1401200
-group_end
@22
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.out_wd[24:0]
@28
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.sub16
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.inc16
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.start_out
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dctv_start_0_w
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dctv_start_0_r
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dctv_start_1_r
@22
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.t_ra0[2:0]
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.t_ra1[2:0]
@28
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dctv_phin_run
@22
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dctv_phin[6:0]
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.mode[1:0]
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.mode_h[1:0]
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.mode_v[1:0]
@28
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dctv_phin_start
@800200
-dtt_hor
@28
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass1_0_i.dst_in
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass1_0_i.start
@22
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass1_0_i.d_in[24:0]
@28
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass1_0_i.pre2_start_out
@c00022
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass1_0_i.dout[24:0]
@28
(0)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass1_0_i.dout[24:0]
(1)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass1_0_i.dout[24:0]
(2)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass1_0_i.dout[24:0]
(3)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass1_0_i.dout[24:0]
(4)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass1_0_i.dout[24:0]
(5)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass1_0_i.dout[24:0]
(6)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass1_0_i.dout[24:0]
(7)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass1_0_i.dout[24:0]
(8)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass1_0_i.dout[24:0]
(9)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass1_0_i.dout[24:0]
(10)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass1_0_i.dout[24:0]
(11)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass1_0_i.dout[24:0]
(12)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass1_0_i.dout[24:0]
(13)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass1_0_i.dout[24:0]
(14)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass1_0_i.dout[24:0]
(15)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass1_0_i.dout[24:0]
(16)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass1_0_i.dout[24:0]
(17)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass1_0_i.dout[24:0]
(18)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass1_0_i.dout[24:0]
(19)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass1_0_i.dout[24:0]
(20)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass1_0_i.dout[24:0]
(21)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass1_0_i.dout[24:0]
(22)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass1_0_i.dout[24:0]
(23)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass1_0_i.dout[24:0]
(24)mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass1_0_i.dout[24:0]
@1401200
-group_end
@28
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass1_0_i.dst_in
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass1_0_i.dst_pre
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass1_0_i.dst_2
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass1_0_i.dst_out_r
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass1_0_i.dsp_neg_m_2
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass1_0_i.dsp_neg_m_2_dct
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass1_0_i.dsp_neg_m_2_dst
@1000200
-dtt_hor
@800200
-dtt_vert0
@28
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass2_0_i.dst_in
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass2_0_i.start
@22
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass2_0_i.d_in[24:0]
@28
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass2_0_i.pre2_start_out
@22
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass2_0_i.dout[24:0]
@1000200
-dtt_vert0
@800200
-dtt_vert1
@28
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass2_1_i.dst_in
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass2_1_i.start
@22
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass2_1_i.d_in[24:0]
@28
mclt_test_03.mclt16x16_i.dtt_iv_8x8_ad_i.dct_iv8_1d_pass2_1_i.pre2_start_out
@200
-
@1000200
-dtt_vert1
-dtt_iv_8x8
@28
mclt_test_03.mclt16x16_i.dtt_start
mclt_test_03.mclt16x16_i.dtt_mode[1:0]
mclt_test_03.mclt16x16_i.dtt_out_we
@22
mclt_test_03.mclt16x16_i.dtt_out_ram_wah[4:0]
mclt_test_03.mclt16x16_i.dtt_out_wa16[3:0]
@c00022
[color] 3
mclt_test_03.mclt16x16_i.dtt_out_wd[24:0]
@28
(0)mclt_test_03.mclt16x16_i.dtt_out_wd[24:0]
(1)mclt_test_03.mclt16x16_i.dtt_out_wd[24:0]
(2)mclt_test_03.mclt16x16_i.dtt_out_wd[24:0]
(3)mclt_test_03.mclt16x16_i.dtt_out_wd[24:0]
(4)mclt_test_03.mclt16x16_i.dtt_out_wd[24:0]
(5)mclt_test_03.mclt16x16_i.dtt_out_wd[24:0]
(6)mclt_test_03.mclt16x16_i.dtt_out_wd[24:0]
(7)mclt_test_03.mclt16x16_i.dtt_out_wd[24:0]
(8)mclt_test_03.mclt16x16_i.dtt_out_wd[24:0]
(9)mclt_test_03.mclt16x16_i.dtt_out_wd[24:0]
(10)mclt_test_03.mclt16x16_i.dtt_out_wd[24:0]
(11)mclt_test_03.mclt16x16_i.dtt_out_wd[24:0]
(12)mclt_test_03.mclt16x16_i.dtt_out_wd[24:0]
(13)mclt_test_03.mclt16x16_i.dtt_out_wd[24:0]
(14)mclt_test_03.mclt16x16_i.dtt_out_wd[24:0]
(15)mclt_test_03.mclt16x16_i.dtt_out_wd[24:0]
(16)mclt_test_03.mclt16x16_i.dtt_out_wd[24:0]
(17)mclt_test_03.mclt16x16_i.dtt_out_wd[24:0]
(18)mclt_test_03.mclt16x16_i.dtt_out_wd[24:0]
(19)mclt_test_03.mclt16x16_i.dtt_out_wd[24:0]
(20)mclt_test_03.mclt16x16_i.dtt_out_wd[24:0]
(21)mclt_test_03.mclt16x16_i.dtt_out_wd[24:0]
(22)mclt_test_03.mclt16x16_i.dtt_out_wd[24:0]
(23)mclt_test_03.mclt16x16_i.dtt_out_wd[24:0]
(24)mclt_test_03.mclt16x16_i.dtt_out_wd[24:0]
@1401200
-group_end
@c08022
[color] 3
mclt_test_03.mclt16x16_i.dtt_out_ram_wa[8:0]
@28
(0)mclt_test_03.mclt16x16_i.dtt_out_ram_wa[8:0]
(1)mclt_test_03.mclt16x16_i.dtt_out_ram_wa[8:0]
(2)mclt_test_03.mclt16x16_i.dtt_out_ram_wa[8:0]
(3)mclt_test_03.mclt16x16_i.dtt_out_ram_wa[8:0]
(4)mclt_test_03.mclt16x16_i.dtt_out_ram_wa[8:0]
(5)mclt_test_03.mclt16x16_i.dtt_out_ram_wa[8:0]
(6)mclt_test_03.mclt16x16_i.dtt_out_ram_wa[8:0]
(7)mclt_test_03.mclt16x16_i.dtt_out_ram_wa[8:0]
(8)mclt_test_03.mclt16x16_i.dtt_out_ram_wa[8:0]
@1401200
-group_end
@c00022
mclt_test_03.mclt16x16_i.dtt_out_ram_cntr[4:0]
@28
(0)mclt_test_03.mclt16x16_i.dtt_out_ram_cntr[4:0]
(1)mclt_test_03.mclt16x16_i.dtt_out_ram_cntr[4:0]
(2)mclt_test_03.mclt16x16_i.dtt_out_ram_cntr[4:0]
(3)mclt_test_03.mclt16x16_i.dtt_out_ram_cntr[4:0]
(4)mclt_test_03.mclt16x16_i.dtt_out_ram_cntr[4:0]
@1401200
-group_end
@28
mclt_test_03.mclt16x16_i.dtt_start_fill
mclt_test_03.mclt16x16_i.dtt_first_quad_out
@c08022
mclt_test_03.mclt16x16_i.dtt_dly_cntr[7:0]
@28
(0)mclt_test_03.mclt16x16_i.dtt_dly_cntr[7:0]
(1)mclt_test_03.mclt16x16_i.dtt_dly_cntr[7:0]
(2)mclt_test_03.mclt16x16_i.dtt_dly_cntr[7:0]
(3)mclt_test_03.mclt16x16_i.dtt_dly_cntr[7:0]
(4)mclt_test_03.mclt16x16_i.dtt_dly_cntr[7:0]
(5)mclt_test_03.mclt16x16_i.dtt_dly_cntr[7:0]
(6)mclt_test_03.mclt16x16_i.dtt_dly_cntr[7:0]
(7)mclt_test_03.mclt16x16_i.dtt_dly_cntr[7:0]
@1401200
-group_end
@28
mclt_test_03.mclt16x16_i.dtt_start_out
@c00022
mclt_test_03.mclt16x16_i.dtt_rd_cntr[8:0]
@28
(0)mclt_test_03.mclt16x16_i.dtt_rd_cntr[8:0]
(1)mclt_test_03.mclt16x16_i.dtt_rd_cntr[8:0]
(2)mclt_test_03.mclt16x16_i.dtt_rd_cntr[8:0]
(3)mclt_test_03.mclt16x16_i.dtt_rd_cntr[8:0]
(4)mclt_test_03.mclt16x16_i.dtt_rd_cntr[8:0]
(5)mclt_test_03.mclt16x16_i.dtt_rd_cntr[8:0]
(6)mclt_test_03.mclt16x16_i.dtt_rd_cntr[8:0]
(7)mclt_test_03.mclt16x16_i.dtt_rd_cntr[8:0]
(8)mclt_test_03.mclt16x16_i.dtt_rd_cntr[8:0]
@1401200
-group_end
@22
mclt_test_03.mclt16x16_i.dtt_rd_ra[8:0]
@800028
mclt_test_03.mclt16x16_i.dtt_rd_regen_dv[2:0]
@28
(0)mclt_test_03.mclt16x16_i.dtt_rd_regen_dv[2:0]
(1)mclt_test_03.mclt16x16_i.dtt_rd_regen_dv[2:0]
(2)mclt_test_03.mclt16x16_i.dtt_rd_regen_dv[2:0]
@1001200
-group_end
@22
mclt_test_03.mclt16x16_i.dtt_rd_data[24:0]
@28
mclt_test_03.mclt16x16_i.dtt_start_out
@800200
-rotator
@200
-
@1000200
-rotator
-mclt16x16
@1401200
-mclt_mono
@800200
-mclt_bayer
-top
@28
mclt_test_03.mclt_bayer_fold_i.clk
mclt_test_03.mclt_bayer_fold_i.start
mclt_test_03.mclt_bayer_fold_i.pre_last_in
mclt_test_03.mclt_bayer_fold_i.pre_last_in_w
mclt_test_03.mclt_bayer_fold_i.pre_busy
mclt_test_03.mclt_bayer_fold_i.pre_first_out
mclt_test_03.mclt_bayer_fold_i.dv
@22
mclt_test_03.mclt_bayer_fold_i.dout0[24:0]
mclt_test_03.mclt_bayer_fold_i.dout1[24:0]
[color] 7
mclt_test_03.mclt_bayer_fold_i.dbg_dout0[24:0]
[color] 7
mclt_test_03.mclt_bayer_fold_i.dbg_dout1[24:0]
@8421
[color] 7
mclt_test_03.mclt_bayer_fold_i.dbg_dout0[24:0]
[color] 7
mclt_test_03.mclt_bayer_fold_i.dbg_dout1[24:0]
@22
mclt_test_03.mclt_bayer_fold_i.dtt_rd_data0[24:0]
mclt_test_03.mclt_bayer_fold_i.dtt_rd_data1[24:0]
[color] 2
mclt_test_03.mclt_bayer_fold_i.dbg_dtt_rd_data0[24:0]
[color] 2
mclt_test_03.mclt_bayer_fold_i.dbg_dtt_rd_data1[24:0]
mclt_test_03.mclt_bayer_fold_i.dtt_rd_ra0[8:0]
mclt_test_03.mclt_bayer_fold_i.dtt_rd_ra1[8:0]
mclt_test_03.mclt_bayer_fold_i.dtt_r_data[24:0]
[color] 3
mclt_test_03.mclt_bayer_fold_i.dbg_dtt_r_data[24:0]
mclt_test_03.mclt_bayer_fold_i.dtt_out_wd[24:0]
[color] 3
mclt_test_03.mclt_bayer_fold_i.dbg_dtt_out_wd[24:0]
@c00200
-fold
@28
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.start
@22
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.valid_rows[1:0]
@28
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.valid_rows_r0[1:0]
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.pre_last_in
@22
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.in_cntr[6:0]
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.wnd_a_w[7:0]
@1401200
-fold
@1000200
-top
@200
-
@800200
-rotator0
@28
mclt_test_03.mclt_bayer_fold_i.phase_rotator0_i.start
@22
mclt_test_03.mclt_bayer_fold_i.phase_rotator0_i.start_d[5:0]
mclt_test_03.mclt_bayer_fold_i.phase_rotator0_i.fd_din[24:0]
mclt_test_03.mclt_bayer_fold_i.phase_rotator0_i.rom_a[9:0]
mclt_test_03.mclt_bayer_fold_i.phase_rotator0_i.cos_sin_w[17:0]
mclt_test_03.mclt_bayer_fold_i.phase_rotator0_i.fd_out[24:0]
mclt_test_03.mclt_bayer_fold_i.phase_rotator0_i.shift_h[6:0]
mclt_test_03.mclt_bayer_fold_i.phase_rotator0_i.shift_v[6:0]
@28
mclt_test_03.mclt_bayer_fold_i.phase_rotator0_i.inv_checker
@22
mclt_test_03.mclt_bayer_fold_i.phase_rotator0_i.shift_hr[6:0]
mclt_test_03.mclt_bayer_fold_i.phase_rotator0_i.shift_v0[6:0]
mclt_test_03.mclt_bayer_fold_i.phase_rotator0_i.shift_vr[6:0]
@28
mclt_test_03.mclt_bayer_fold_i.phase_rotator0_i.inv_checker_r
mclt_test_03.mclt_bayer_fold_i.phase_rotator0_i.inv_checker_r2
@22
mclt_test_03.mclt_bayer_fold_i.phase_rotator0_i.shift_hv[6:0]
@28
mclt_test_03.mclt_bayer_fold_i.phase_rotator0_i.hv_sin
@22
mclt_test_03.mclt_bayer_fold_i.phase_rotator0_i.sign_cs[4:0]
@28
(12)mclt_test_03.mclt_bayer_fold_i.phase_rotator0_i.ph[16:0]
(1)mclt_test_03.mclt_bayer_fold_i.phase_rotator0_i.start_d[5:0]
mclt_test_03.mclt_bayer_fold_i.phase_rotator0_i.negm_1
mclt_test_03.mclt_bayer_fold_i.phase_rotator0_i.negm_2
@22
mclt_test_03.mclt_bayer_fold_i.phase_rotator0_i.cntr_h[7:0]
mclt_test_03.mclt_bayer_fold_i.phase_rotator0_i.cntr_v[7:0]
@28
mclt_test_03.mclt_bayer_fold_i.phase_rotator0_i.pre_dv
mclt_test_03.mclt_bayer_fold_i.phase_rotator0_i.pre_first_out
@1000200
-rotator0
@800200
-rotator1
@28
mclt_test_03.mclt_bayer_fold_i.phase_rotator1_i.start
@22
mclt_test_03.mclt_bayer_fold_i.phase_rotator1_i.start_d[5:0]
mclt_test_03.mclt_bayer_fold_i.phase_rotator1_i.fd_din[24:0]
mclt_test_03.mclt_bayer_fold_i.phase_rotator1_i.shift_h[6:0]
mclt_test_03.mclt_bayer_fold_i.phase_rotator1_i.shift_v[6:0]
@28
mclt_test_03.mclt_bayer_fold_i.phase_rotator1_i.inv_checker
@22
mclt_test_03.mclt_bayer_fold_i.phase_rotator1_i.shift_hr[6:0]
mclt_test_03.mclt_bayer_fold_i.phase_rotator1_i.shift_v0[6:0]
@28
mclt_test_03.mclt_bayer_fold_i.phase_rotator1_i.inv_checker_r
@22
mclt_test_03.mclt_bayer_fold_i.phase_rotator1_i.shift_vr[6:0]
@28
mclt_test_03.mclt_bayer_fold_i.phase_rotator1_i.inv_checker_r2
@22
mclt_test_03.mclt_bayer_fold_i.phase_rotator1_i.shift_hv[6:0]
@28
mclt_test_03.mclt_bayer_fold_i.phase_rotator1_i.hv_sin
@22
mclt_test_03.mclt_bayer_fold_i.phase_rotator1_i.sign_cs[4:0]
@28
(12)mclt_test_03.mclt_bayer_fold_i.phase_rotator1_i.ph[16:0]
(1)mclt_test_03.mclt_bayer_fold_i.phase_rotator1_i.start_d[5:0]
mclt_test_03.mclt_bayer_fold_i.phase_rotator1_i.negm_1
mclt_test_03.mclt_bayer_fold_i.phase_rotator1_i.negm_2
@22
mclt_test_03.mclt_bayer_fold_i.phase_rotator1_i.cntr_h[7:0]
mclt_test_03.mclt_bayer_fold_i.phase_rotator1_i.cntr_v[7:0]
@28
mclt_test_03.mclt_bayer_fold_i.phase_rotator1_i.pre_dv
mclt_test_03.mclt_bayer_fold_i.phase_rotator1_i.pre_first_out
@200
-
@1000200
-rotator1
@c00200
-mclt_bayer_fold
@28
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.rst
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.tile_size_r[1:0]
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.start
@22
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.in_cntr[6:0]
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.top_left_r[7:0]
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.x_shft_r[6:0]
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.y_shft_r[6:0]
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.i_mclt_fold_rom.addr_a[9:0]
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.fold_rom_out[17:0]
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.wnd_a_w[7:0]
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.pix_a_w[8:0]
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.pix_a_r[8:0]
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.sgn_w[1:0]
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.signs[1:0]
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.pix_addr[8:0]
@28
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.pix_re
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.pix_page
@22
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.window[17:0]
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.i_mclt_fold_rom.addr_a[9:0]
@28
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.i_mclt_fold_rom.en_a
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.i_mclt_fold_rom.regen_a
@c00200
-mclt_wnd_mul
@22
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.mclt_wnd_i.x_in[3:0]
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.mclt_wnd_i.y_in[3:0]
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.mclt_wnd_i.x_shft[6:0]
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.mclt_wnd_i.y_shft[6:0]
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.mclt_wnd_i.wnd_out[17:0]
@28
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.mclt_wnd_i.zero_in
(1)mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.mclt_wnd_i.regen[2:0]
(0)mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.mclt_wnd_i.regen[2:0]
@22
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.mclt_wnd_i.x_full[9:0]
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.mclt_wnd_i.y_full[9:0]
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.mclt_wnd_i.wnd_out_x[17:0]
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.mclt_wnd_i.wnd_out_y[17:0]
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.mclt_wnd_i.wnd_out_x_r[17:0]
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.mclt_wnd_i.wnd_out_y_r[17:0]
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.mclt_wnd_i.wnd_out_full[35:0]
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.mclt_wnd_i.wnd_out_w[17:0]
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.mclt_wnd_i.i_wnd_rom.data_out_a[17:0]
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.mclt_wnd_i.i_wnd_rom.data_out_b[17:0]
@28
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.mclt_wnd_i.i_wnd_rom.en_a
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.mclt_wnd_i.i_wnd_rom.en_b
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.mclt_wnd_i.i_wnd_rom.regen_a
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.mclt_wnd_i.i_wnd_rom.regen_b
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.mclt_wnd_i.i_wnd_rom.regrst_a
mclt_test_03.mclt_bayer_fold_i.mclt_bayer_fold_i.mclt_wnd_i.i_wnd_rom.regrst_b
@1401200
-mclt_wnd_mul
-mclt_bayer_fold
@22
mclt_test_03.mclt_bayer_fold_i.pix_d[15:0]
mclt_test_03.mclt_bayer_fold_i.window_w[17:0]
mclt_test_03.mclt_bayer_fold_i.data_dtt_in[24:0]
@28
mclt_test_03.mclt_bayer_fold_i.dtt_we
@22
mclt_test_03.mclt_bayer_fold_i.dtt_in_cntr[6:0]
@28
mclt_test_03.mclt_bayer_fold_i.dtt_in_page
mclt_test_03.mclt_bayer_fold_i.start_dtt
@c00200
-mclt_baeyer_fold_accum
@28
mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.pre_phase
@c00022
mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.phases[6:0]
@28
(0)mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.phases[6:0]
(1)mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.phases[6:0]
(2)mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.phases[6:0]
(3)mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.phases[6:0]
(4)mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.phases[6:0]
(5)mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.phases[6:0]
(6)mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.phases[6:0]
@1401200
-group_end
@22
mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.pix_d[15:0]
mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.window[17:0]
mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.pix_sgn[1:0]
@28
mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.var_pre_first
mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.var_first
mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.var_last
@22
mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.dtt_in[24:0]
@28
mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.dtt_in_dv
(0)mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.phases[6:0]
@200
-
@22
mclt_test_03.mclt_bayer_fold_i.signs[1:0]
mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.pix_sgn[1:0]
@28
mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.accum1
mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.neg_m1
@22
mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.pout1[47:0]
@28
mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.accum2
mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.neg_m2
@22
mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.pout2[47:0]
mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.dtt_in_dsp[24:0]
@800200
-dsp1
@28
mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.dsp_fold_cc_i.cead
@22
mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.dsp_fold_cc_i.DSP48E1_i.qa_o_reg1[29:0]
mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.dsp_fold_cc_i.DSP48E1_i.qa_o_reg2[29:0]
mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.dsp_fold_cc_i.DSP48E1_i.qad_o_reg1[24:0]
mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.dsp_fold_cc_i.DSP48E1_i.qb_o_reg1[17:0]
mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.dsp_fold_cc_i.DSP48E1_i.qb_o_reg2[17:0]
mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.dsp_fold_cc_i.DSP48E1_i.qmult_o_reg[42:0]
mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.dsp_fold_cc_i.DSP48E1_i.qp_o_reg1[47:0]
@1000200
-dsp1
@800200
-dsp2
@28
mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.dsp_fold_cs_i.cead
@22
mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.dsp_fold_cs_i.DSP48E1_i.qa_o_reg1[29:0]
mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.dsp_fold_cs_i.DSP48E1_i.qa_o_reg2[29:0]
mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.dsp_fold_cs_i.DSP48E1_i.qad_o_reg1[24:0]
mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.dsp_fold_cs_i.DSP48E1_i.qb_o_reg1[17:0]
mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.dsp_fold_cs_i.DSP48E1_i.qb_o_reg2[17:0]
mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.dsp_fold_cs_i.DSP48E1_i.qmult_o_reg[42:0]
mclt_test_03.mclt_bayer_fold_i.mclt_baeyer_fold_accum_i.dsp_fold_cs_i.DSP48E1_i.qp_o_reg1[47:0]
@200
-
@1000200
-dsp2
@1401200
-mclt_baeyer_fold_accum
@c00200
-membuf
@8022
mclt_test_03.mclt_bayer_fold_i.dbg_diff_wara_dtt_in[8:0]
@20000
-
-
-
@8022
mclt_test_03.mclt_bayer_fold_i.ram18p_var_w_var_r_dtt_in_i.raddr[8:0]
@20000
-
@8022
mclt_test_03.mclt_bayer_fold_i.ram18p_var_w_var_r_dtt_in_i.waddr[8:0]
@20000
-
-
@200
-
@28
mclt_test_03.mclt_bayer_fold_i.dtt_out_we
@8022
mclt_test_03.mclt_bayer_fold_i.dtt_out_ram_wa[8:0]
@20000
-
-
@8022
mclt_test_03.mclt_bayer_fold_i.dbg_last_dtt_out_ram_wa[8:0]
@20000
-
-
-
@8022
mclt_test_03.mclt_bayer_fold_i.dtt_rd_ra0[8:0]
@20000
-
-
@8022
mclt_test_03.mclt_bayer_fold_i.dtt_rd_ra1[8:0]
mclt_test_03.mclt_bayer_fold_i.dbg_diff_wara_dtt_out0[8:0]
@20000
-
-
@8022
mclt_test_03.mclt_bayer_fold_i.dbg_diff_wara_dtt_out1[8:0]
@20000
-
-
@1401200
-membuf
@22
mclt_test_03.mclt_bayer_fold_i.dtt_r_ra[8:0]
mclt_test_03.mclt_bayer_fold_i.dtt_r_data[24:0]
@8420
mclt_test_03.mclt_bayer_fold_i.dtt_r_data[24:0]
@28
mclt_test_03.mclt_bayer_fold_i.dtt_start
mclt_test_03.mclt_bayer_fold_i.dtt_start_fill
@22
mclt_test_03.mclt_bayer_fold_i.dtt_out_ram_cntr[4:0]
@28
mclt_test_03.mclt_bayer_fold_i.dtt_start_first_fill
@22
mclt_test_03.mclt_bayer_fold_i.dtt_out_wd[24:0]
@28
mclt_test_03.mclt_bayer_fold_i.dtt_out_we
@c00022
mclt_test_03.mclt_bayer_fold_i.dtt_out_ram_wa[8:0]
@28
(0)mclt_test_03.mclt_bayer_fold_i.dtt_out_ram_wa[8:0]
(1)mclt_test_03.mclt_bayer_fold_i.dtt_out_ram_wa[8:0]
(2)mclt_test_03.mclt_bayer_fold_i.dtt_out_ram_wa[8:0]
(3)mclt_test_03.mclt_bayer_fold_i.dtt_out_ram_wa[8:0]
(4)mclt_test_03.mclt_bayer_fold_i.dtt_out_ram_wa[8:0]
(5)mclt_test_03.mclt_bayer_fold_i.dtt_out_ram_wa[8:0]
(6)mclt_test_03.mclt_bayer_fold_i.dtt_out_ram_wa[8:0]
(7)mclt_test_03.mclt_bayer_fold_i.dtt_out_ram_wa[8:0]
(8)mclt_test_03.mclt_bayer_fold_i.dtt_out_ram_wa[8:0]
@1401200
-group_end
@22
mclt_test_03.mclt_bayer_fold_i.dtt_dly_cntr[7:0]
mclt_test_03.mclt_bayer_fold_i.dtt_out_ram_wa[8:0]
mclt_test_03.mclt_bayer_fold_i.dtt_out_ram_wah[4:0]
mclt_test_03.mclt_bayer_fold_i.dtt_out_wa16[3:0]
@c00022
mclt_test_03.mclt_bayer_fold_i.dtt_rd_cntr_pre[8:0]
@28
(0)mclt_test_03.mclt_bayer_fold_i.dtt_rd_cntr_pre[8:0]
(1)mclt_test_03.mclt_bayer_fold_i.dtt_rd_cntr_pre[8:0]
(2)mclt_test_03.mclt_bayer_fold_i.dtt_rd_cntr_pre[8:0]
(3)mclt_test_03.mclt_bayer_fold_i.dtt_rd_cntr_pre[8:0]
(4)mclt_test_03.mclt_bayer_fold_i.dtt_rd_cntr_pre[8:0]
(5)mclt_test_03.mclt_bayer_fold_i.dtt_rd_cntr_pre[8:0]
(6)mclt_test_03.mclt_bayer_fold_i.dtt_rd_cntr_pre[8:0]
(7)mclt_test_03.mclt_bayer_fold_i.dtt_rd_cntr_pre[8:0]
(8)mclt_test_03.mclt_bayer_fold_i.dtt_rd_cntr_pre[8:0]
@1401200
-group_end
@28
mclt_test_03.mclt_bayer_fold_i.ram18p_var_w_var_r_dtt_out0_i.we
@c00022
mclt_test_03.mclt_bayer_fold_i.ram18p_var_w_var_r_dtt_out0_i.waddr[8:0]
@28
(0)mclt_test_03.mclt_bayer_fold_i.ram18p_var_w_var_r_dtt_out0_i.waddr[8:0]
(1)mclt_test_03.mclt_bayer_fold_i.ram18p_var_w_var_r_dtt_out0_i.waddr[8:0]
(2)mclt_test_03.mclt_bayer_fold_i.ram18p_var_w_var_r_dtt_out0_i.waddr[8:0]
(3)mclt_test_03.mclt_bayer_fold_i.ram18p_var_w_var_r_dtt_out0_i.waddr[8:0]
(4)mclt_test_03.mclt_bayer_fold_i.ram18p_var_w_var_r_dtt_out0_i.waddr[8:0]
(5)mclt_test_03.mclt_bayer_fold_i.ram18p_var_w_var_r_dtt_out0_i.waddr[8:0]
(6)mclt_test_03.mclt_bayer_fold_i.ram18p_var_w_var_r_dtt_out0_i.waddr[8:0]
(7)mclt_test_03.mclt_bayer_fold_i.ram18p_var_w_var_r_dtt_out0_i.waddr[8:0]
(8)mclt_test_03.mclt_bayer_fold_i.ram18p_var_w_var_r_dtt_out0_i.waddr[8:0]
@1401200
-group_end
@28
mclt_test_03.mclt_bayer_fold_i.ram18p_var_w_var_r_dtt_out0_i.ren
mclt_test_03.mclt_bayer_fold_i.ram18p_var_w_var_r_dtt_out0_i.regen
@c00022
mclt_test_03.mclt_bayer_fold_i.dtt_rd_ra1[8:0]
@28
(0)mclt_test_03.mclt_bayer_fold_i.dtt_rd_ra1[8:0]
(1)mclt_test_03.mclt_bayer_fold_i.dtt_rd_ra1[8:0]
(2)mclt_test_03.mclt_bayer_fold_i.dtt_rd_ra1[8:0]
(3)mclt_test_03.mclt_bayer_fold_i.dtt_rd_ra1[8:0]
(4)mclt_test_03.mclt_bayer_fold_i.dtt_rd_ra1[8:0]
(5)mclt_test_03.mclt_bayer_fold_i.dtt_rd_ra1[8:0]
(6)mclt_test_03.mclt_bayer_fold_i.dtt_rd_ra1[8:0]
(7)mclt_test_03.mclt_bayer_fold_i.dtt_rd_ra1[8:0]
(8)mclt_test_03.mclt_bayer_fold_i.dtt_rd_ra1[8:0]
@1401200
-group_end
@22
mclt_test_03.mclt_bayer_fold_i.x_shft[6:0]
mclt_test_03.mclt_bayer_fold_i.x_shft_r[6:0]
mclt_test_03.mclt_bayer_fold_i.x_shft_r2[6:0]
mclt_test_03.mclt_bayer_fold_i.x_shft_r3[6:0]
mclt_test_03.mclt_bayer_fold_i.x_shft_r4[6:0]
mclt_test_03.mclt_bayer_fold_i.y_shft[6:0]
mclt_test_03.mclt_bayer_fold_i.y_shft_r2[6:0]
mclt_test_03.mclt_bayer_fold_i.y_shft_r3[6:0]
mclt_test_03.mclt_bayer_fold_i.y_shft_r4[6:0]
@28
mclt_test_03.mclt_bayer_fold_i.inv_checker
mclt_test_03.mclt_bayer_fold_i.inv_checker_r
mclt_test_03.mclt_bayer_fold_i.inv_checker_r2
mclt_test_03.mclt_bayer_fold_i.inv_checker_r3
mclt_test_03.mclt_bayer_fold_i.inv_checker_r4
@c00022
mclt_test_03.mclt_bayer_fold_i.dtt_rd_ra0[8:0]
@28
(0)mclt_test_03.mclt_bayer_fold_i.dtt_rd_ra0[8:0]
(1)mclt_test_03.mclt_bayer_fold_i.dtt_rd_ra0[8:0]
(2)mclt_test_03.mclt_bayer_fold_i.dtt_rd_ra0[8:0]
(3)mclt_test_03.mclt_bayer_fold_i.dtt_rd_ra0[8:0]
(4)mclt_test_03.mclt_bayer_fold_i.dtt_rd_ra0[8:0]
(5)mclt_test_03.mclt_bayer_fold_i.dtt_rd_ra0[8:0]
(6)mclt_test_03.mclt_bayer_fold_i.dtt_rd_ra0[8:0]
(7)mclt_test_03.mclt_bayer_fold_i.dtt_rd_ra0[8:0]
(8)mclt_test_03.mclt_bayer_fold_i.dtt_rd_ra0[8:0]
@1401200
-group_end
@1000200
-mclt_bayer
@800200
-mono
@22
mclt_test_03.mclt16x16_i.mpixel_a[7:0]
@28
mclt_test_03.mclt16x16_i.mpixel_re
@22
mclt_test_03.mclt16x16_i.mpixel_d[15:0]
@200
-
@1000200
-mono
[pattern_trace] 1
[pattern_trace] 0
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment