Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
V
vdt-plugin
Project
Project
Details
Activity
Releases
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
Elphel
vdt-plugin
Repository
a38e31613d6aebe370c2ee88eb988fecddca97a1
Switch branch/tag
vdt-plugin
tools
History
Find file
Select Archive Format
Source code
Download zip
Download tar.gz
Download tar.bz2
Download tar
updated Vivado version number
· d16e9f07
Andrey Filippov
authored
8 years ago
d16e9f07
Name
Last commit
Last update
..
Altera_Quartus
Add Quartus Design Assistant interface
9 years ago
SimpleSamples
Renamed Eclipse/VDT plug-in to just VDT plug-in
10 years ago
Verilog
More on tool-specific closure, added support for parameters in functions/tasks
9 years ago
Xilinx_ISE
synchronized to vdt_plugin
9 years ago
Xilinx_Vivado
possibility to use full tcl in vivado constraints
8 years ago
BasicInterface.xml
Updated private vdt repository to the later changes in the open vdt-plugin one
9 years ago
DesignMenu.xml
ISE logo instead of generic Xilinx logo
9 years ago
FPGA_project.xml
updated Vivado version number
8 years ago
Installation.xml
Renamed Eclipse/VDT plug-in to just VDT plug-in
10 years ago
vdt_test.xml
Renamed Eclipse/VDT plug-in to just VDT plug-in
10 years ago