Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
V
vdt-plugin
Project
Project
Details
Activity
Releases
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
Elphel
vdt-plugin
Repository
900458343439406dfac482f36fdd37740104ad74
Switch branch/tag
vdt-plugin
tools
History
Find file
Select Archive Format
Source code
Download zip
Download tar.gz
Download tar.bz2
Download tar
upfated to other branch
· 90045834
Andrey Filippov
authored
9 years ago
90045834
Name
Last commit
Last update
..
Altera_Quartus
fixed 'enebled' for report tools, modified tool sequencing
9 years ago
SimpleSamples
Renamed Eclipse/VDT plug-in to just VDT plug-in
10 years ago
Verilog
upfated to other branch
9 years ago
Xilinx_ISE
made 'write timing constraints' a default option for XST
9 years ago
Xilinx_Vivado
added icon for Xilinx Vivado tools
9 years ago
BasicInterface.xml
Start adding quartus_map interface
9 years ago
DesignMenu.xml
upfated to other branch
9 years ago
FPGA_project.xml
updated from the other repo
9 years ago
Installation.xml
Renamed Eclipse/VDT plug-in to just VDT plug-in
10 years ago
vdt_test.xml
Renamed Eclipse/VDT plug-in to just VDT plug-in
10 years ago
Andrey Filippov authored90045834