Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
V
vdt-plugin
Project
Project
Details
Activity
Releases
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
Elphel
vdt-plugin
Commits
7fc269d2
Commit
7fc269d2
authored
Jul 28, 2015
by
Andrey Filippov
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
made 'write timing constraints' a default option for XST
parent
f7b3b9ab
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
1 addition
and
1 deletion
+1
-1
ise_xst.xml
tools/Xilinx_ISE/ise_xst.xml
+1
-1
No files found.
tools/Xilinx_ISE/ise_xst.xml
View file @
7fc269d2
...
...
@@ -463,7 +463,7 @@
<parameter
id=
"cross_clock_analysis"
label=
"Cross clock analysis"
tooltip=
"Perform inter-clock domain analysis during timing optimization"
default=
"false"
visible=
"true"
omit=
"false"
type=
"BoolYesNo"
format=
"Dash"
/>
<parameter
id=
"write_timing_constraints"
label=
"Write timing constraints"
tooltip=
"Write timing constraints to the NGC file"
default=
"
fals
e"
visible=
"true"
omit=
"false"
type=
"BoolYesNo"
format=
"Dash"
/>
default=
"
tru
e"
visible=
"true"
omit=
"false"
type=
"BoolYesNo"
format=
"Dash"
/>
<!-- set option -->
<parameter
id=
"tmpdir"
label=
"TMP directory"
tooltip=
"temporary directory (clean up regularly)"
default=
"/tmp"
visible=
"true"
omit=
"/tmp"
type=
"String"
format=
"Dash"
/>
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment