Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
V
vdt-plugin
Project
Project
Details
Activity
Releases
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
Elphel
vdt-plugin
Commits
18625dba
Commit
18625dba
authored
Nov 04, 2014
by
Andrey Filippov
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
updated TOC
parent
a51dbaca
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
5 additions
and
2 deletions
+5
-2
README.md
README.md
+5
-2
No files found.
README.md
View file @
18625dba
...
...
@@ -22,8 +22,11 @@ Table of Contents
*
[
Building and running VDT
](
#building-and-running-vdt
)
*
[
Import and configuration of the sample project in VDT
](
#import-and-configuration-of-the-sample-project-in-vdt
)
*
[
Import eddr3 project
](
#import-eddr3-project
)
*
[
c
onfiguration of VDT for eddr3 project
](
#configuration-of-vdt-for-eddr3-project
)
*
[
C
onfiguration of VDT for eddr3 project
](
#configuration-of-vdt-for-eddr3-project
)
*
[
Configure access to the server with Xilinx tools
](
#configure-access-to-the-server-with-xilinx-tools
)
*
[
Copy unisims library to the local directory
](
#copy-unisims-library-to-the-local-directory
)
*
[
Patch primitive(s) to work with Icarus Verilog
](
#patch-primitives-to-work-with-icarus-verilog
)
*
[
Simulating eddr3 project with Icarus Verilog
](
#simulating-eddr3-project-with-icarus-verilog
)
##VDT plugin documentation
Documentation is available in a separate
[
vdt_docs
](
https://github.com/Elphel/vdt-docs
)
repository.
...
...
@@ -269,7 +272,7 @@ Run patch command from the unisms subdirectory of the eddr3 project :
```
bash
~/git/eddr3/unisims
$
patch
-p1
< ../unisims_patches/OSERDESE1.diff
```
##
##
Simulating eddr3 project with Icarus Verilog
## Simulating eddr3 project with Icarus Verilog
```
Design Menu -> Verilog Development tools -> Icarus Verilog simulator
```
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment