Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
V
vdt-plugin
Project
Project
Details
Activity
Releases
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
Elphel
vdt-plugin
Repository
f091be45a0271a92ddc47223efda0dd2bdc23615
Switch branch/tag
vdt-plugin
tools
Verilog
ModelSIM.xml
Find file
Blame
History
Permalink
merged with current version of veditor
· b75f2b56
Andrey Filippov
authored
Jan 17, 2014
b75f2b56
ModelSIM.xml
9.65 KB
Edit
Web IDE
Replace ModelSIM.xml
×
Attach a file by drag & drop or
click to upload
Commit message
Replace ModelSIM.xml
Replace file
Cancel
A new branch will be created in your fork and a new merge request will be started.
