Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
M
meta-elphel393
Project
Project
Details
Activity
Releases
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
Elphel
meta-elphel393
Commits
32cb198b
Commit
32cb198b
authored
Sep 29, 2016
by
Andrey Filippov
Browse files
Options
Browse Files
Download
Plain Diff
merged with framepars - added recipes for FPGA projects
parents
19c1cfbf
098d88b1
Changes
3
Hide whitespace changes
Inline
Side-by-side
Showing
3 changed files
with
48 additions
and
0 deletions
+48
-0
fpga-x359_1.0.bb
recipes-core/fpga-x359/fpga-x359_1.0.bb
+16
-0
fpga-x393_1.0.bb
recipes-core/fpga-x393/fpga-x393_1.0.bb
+16
-0
fpga-x393sata_1.0.bb
recipes-core/fpga-x393sata/fpga-x393sata_1.0.bb
+16
-0
No files found.
recipes-core/fpga-x359/fpga-x359_1.0.bb
0 → 100644
View file @
32cb198b
SUMMARY = "FPGA code for 10359 3:1 sensor multiplexer"
AUTHOR = "Elphel Inc."
HOMEPAGE = "http://www3.elphel.com/"
LICENSE = "GPLv3"
LIC_FILES_CHKSUM = "file://${COMMON_LICENSE_DIR}/GPL-3.0;md5=c79ff39f19dfec6d293b95dea7b07891"
VPATH = "${TOPDIR}/../../fpga-elphel/x359"
inherit elphel-dev
do_configure[noexec] = "1"
#do_compile[noexec] = "1"
FILES_${PN} += " ${base_prefix}/usr/local/verilog/* ${base_prefix}/usr/local/bin/* ${base_prefix}/www/pages/359*"
recipes-core/fpga-x393/fpga-x393_1.0.bb
0 → 100644
View file @
32cb198b
SUMMARY = "core FPGA code"
AUTHOR = "Elphel Inc."
HOMEPAGE = "http://www3.elphel.com/"
LICENSE = "GPLv3"
LIC_FILES_CHKSUM = "file://${COMMON_LICENSE_DIR}/GPL-3.0;md5=c79ff39f19dfec6d293b95dea7b07891"
VPATH = "${TOPDIR}/../../fpga-elphel/x393"
inherit elphel-dev
do_configure[noexec] = "1"
#do_compile[noexec] = "1"
RDEPENDS_${PN} += "python-core"
FILES_${PN} += " ${base_prefix}/www/pages/* ${base_prefix}/usr/local/verilog/* ${base_prefix}/usr/local/bin/*"
recipes-core/fpga-x393sata/fpga-x393sata_1.0.bb
0 → 100644
View file @
32cb198b
SUMMARY = "FPGA code for AHCI SATA (already duplicated in x393 main project, only Python scripts are used)"
AUTHOR = "Elphel Inc."
HOMEPAGE = "http://www3.elphel.com/"
LICENSE = "GPLv3"
LIC_FILES_CHKSUM = "file://${COMMON_LICENSE_DIR}/GPL-3.0;md5=c79ff39f19dfec6d293b95dea7b07891"
VPATH = "${TOPDIR}/../../fpga-elphel/x393_sata"
inherit elphel-dev
do_configure[noexec] = "1"
#do_compile[noexec] = "1"
RDEPENDS_${PN} += "python-core"
FILES_${PN} += " ${base_prefix}/usr/local/verilog/* ${base_prefix}/usr/local/bin/*"
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment