Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
K
kicad-source-mirror
Project
Project
Details
Activity
Releases
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
Elphel
kicad-source-mirror
Commits
43a004ee
Commit
43a004ee
authored
Mar 13, 2010
by
charras
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Preparing stable version
parent
eda86007
Changes
2
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
9 additions
and
228 deletions
+9
-228
setpage.cpp
share/setpage.cpp
+9
-0
pcbnew-drc-test.brd
share/test-cases/pcbnew/pcbnew-drc-test.brd
+0
-228
No files found.
share/setpage.cpp
View file @
43a004ee
...
...
@@ -421,6 +421,15 @@ void WinEDA_SetPageFrame::CreateControls()
m_TextComment3
->
SetValidator
(
wxTextValidator
(
wxFILTER_NONE
,
&
m_Screen
->
m_Commentaire3
)
);
m_TextComment4
->
SetValidator
(
wxTextValidator
(
wxFILTER_NONE
,
&
m_Screen
->
m_Commentaire4
)
);
////@end WinEDA_SetPageFrame content construction
#ifndef EESCHEMA
m_RevisionExport
->
Show
(
false
);
m_TitleExport
->
Show
(
false
);
m_CompanyExport
->
Show
(
false
);
m_Comment1Export
->
Show
(
false
);
m_Comment2Export
->
Show
(
false
);
m_Comment3Export
->
Show
(
false
);
m_Comment4Export
->
Show
(
false
);
#endif
}
...
...
share/test-cases/pcbnew/pcbnew-drc-test.brd
deleted
100644 → 0
View file @
eda86007
PCBNEW-BOARD Version 1 date Sat 09 Jan 2010 15:29:16 CET
# Created by Pcbnew(20100109 SVN-R2201)-unstable
$GENERAL
LayerCount 2
Ly 1FFF8001
EnabledLayers 1FFF8001
VisibleLayers 1FFF8001
VisibleElements 00000FFF
Links 0
NoConn 0
Di 11772 5924 32076 15517
Ndraw 11
Ntrack 0
Nzone 0
LayerThickness 630
Nmodule 2
Nnets 1
$EndGENERAL
$SHEETDESCR
Sheet A4 11700 8267
Title ""
Date "9 jan 2010"
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndSHEETDESCR
$SETUP
InternalUnit 0.000100 INCH
ZoneGridSize 250
Layers 2
Layer[0] Back signal
Layer[15] Front signal
TrackWidth 59
TrackClearence 59
ZoneClearence 200
TrackMinWidth 59
DrawSegmWidth 79
EdgeSegmWidth 150
ViaSize 236
ViaDrill 118
ViaMinSize 236
ViaMinDrill 118
MicroViaSize 118
MicroViaDrill 59
MicroViasAllowed 0
MicroViaMinSize 118
MicroViaMinDrill 59
TextPcbWidth 120
TextPcbSize 600 800
EdgeModWidth 150
TextModSize 600 600
TextModWidth 120
PadSize 591 118
PadDrill 0
Pad2MaskClearance 39
AuxiliaryAxisOrg 0 0
$EndSETUP
$EQUIPOT
Na 0 ""
St ~
$EndEQUIPOT
$NCLASS
Name "Default"
Desc "Dies ist die voreingestellte Netzklasse."
Clearance 59
TrackWidth 59
ViaDia 236
ViaDrill 118
uViaDia 118
uViaDrill 59
AddNet ""
$EndNCLASS
$MODULE OvalPads
Po 13267 14243 0 15 4B40B409 4B408F2F ~~
Li OvalPads
Sc 4B408F2F
AR
Op 0 0 0
T0 3886 -4 600 600 0 120 N V 21 N"RectPads"
T1 7350 -24 600 600 0 120 N V 21 N"VAL**"
$PAD
Sh "1" R 591 591 0 0 0
Dr 236 0 0
At STD N 00E0FFFF
Ne 0 ""
Po -591 0
$EndPAD
$PAD
Sh "2" R 591 591 0 0 0
Dr 236 0 0
At STD N 00E0FFFF
Ne 0 ""
Po 197 0
$EndPAD
$PAD
Sh "3" R 591 591 0 0 0
Dr 236 0 0
At STD N 00E0FFFF
Ne 0 ""
Po 984 0
$EndPAD
$EndMODULE OvalPads
$MODULE OvalPads
Po 13359 15017 0 15 4B4892B7 4B408EC9 ~~
Li OvalPads
Sc 4B408EC9
AR
Op 0 0 0
T0 3727 53 600 600 0 120 N V 21 N"OvalPads"
T1 7231 53 600 600 0 120 N V 21 N"VAL**"
$PAD
Sh "1" O 118 591 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -700 -1400
$EndPAD
$PAD
Sh "2" O 591 118 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -1292 -686
$EndPAD
$PAD
Sh "3" O 118 591 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 263 -1769
$EndPAD
$PAD
Sh "4" O 118 591 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 1405 -1237
$EndPAD
$PAD
Sh "5" O 118 591 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po 1287 -529
$EndPAD
$PAD
Sh "6" O 118 591 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -485 -37
$EndPAD
$PAD
Sh "7" O 118 591 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -268 -37
$EndPAD
$PAD
Sh "8" O 118 591 0 0 0
Dr 0 0 0
At SMD N 00888000
Ne 0 ""
Po -52 -37
$EndPAD
$EndMODULE OvalPads
$DRAWSEGMENT
Po 3 14527 14488 14882 14528 79
De 25 0 900 0 0
$EndDRAWSEGMENT
$DRAWSEGMENT
Po 3 12263 14311 12657 14370 79
De 25 0 900 0 0
$EndDRAWSEGMENT
$TEXTPCB
Te "Pad-Pad"
nl "Rect-Oval"
Po 8307 13740 600 800 120 0
De 24 1 0 Normal
$EndTEXTPCB
$DRAWSEGMENT
Po 3 12657 13878 13031 13917 79
De 25 0 900 0 0
$EndDRAWSEGMENT
$TEXTPCB
Te "Marker for DRC violations"
Po 19500 11000 600 800 120 0
De 24 1 0 Normal
$EndTEXTPCB
$DRAWSEGMENT
Po 3 12500 11000 13000 11000 150
De 25 0 900 0 0
$EndDRAWSEGMENT
$DRAWSEGMENT
Po 0 12000 9000 12000 6000 150
De 24 0 900 0 0
$EndDRAWSEGMENT
$DRAWSEGMENT
Po 0 32000 9000 12000 9000 150
De 24 0 900 0 0
$EndDRAWSEGMENT
$DRAWSEGMENT
Po 0 32000 6000 32000 9000 150
De 24 0 900 0 0
$EndDRAWSEGMENT
$DRAWSEGMENT
Po 0 12000 6000 32000 6000 150
De 24 0 900 0 0
$EndDRAWSEGMENT
$TEXTPCB
Te "DRC Test Cases"
Po 22000 7500 1575 1575 315 0
De 24 1 0 Italic
$EndTEXTPCB
$TRACK
$EndTRACK
$ZONE
$EndZONE
$EndBOARD
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment